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With the number of transistors integrated into a single integrated circuit (IC) cross-
ing the one-billion mark and complementary metal-oxide-semiconductor (CMOS) technol-
ogy scaling pushing device dimensions ever-so-close to atomic scales, variability in transistor
performance is becoming the dominant constraint in modern-day CMOS IC design. Devel-
oping novel approaches for device characterization, which allow a detailed study of electrical
transistor characteristics across large statistical sample sets, is crucial for the proper iden-
tification, characterization, and modeling of different physical sources of device variability.
On-chip characterization methodologies have the potential to address all of these issues by
enabling the characterization of large statistical device sample sets, while also allowing for
high measurement quality and throughput.
In this work, a fully-integrated system for on-chip combined capacitance-voltage
(C-V) and current-voltage (I-V) characterization of a large integrated test transistor array
implemented in a 45-nm bulk CMOS process is presented. On-chip I-V characterization
is implemented using a four-point Kelvin measurement technique with 12-bit sub-10 nA
current measurement resolution, 10-bit sub-1 mV voltage measurement resolution, and
sampling speeds on the order of 100 kHz. C-V characterization is performed using a
novel leakage- and parasitics-insensitive charge-based capacitance measurement (CBCM)
technique with atto-Farad resolution.
The on-chip system is employed in developing a comprehensive CMOS transistor
variability characterization methodology, studying both random and systematic sources of
quasi-static device variability. For the first time, combined C-V/I-V characterization of
circuit-representative devices is demonstrated and used to extract variations in the under-
lying physical parameters of the device. Additionally, the fast current sampling capabilities
of the system are used for the characterization of random telegraph noise (RTN) in small
area devices. An automated methodology for the extraction of RTN parameters is devel-
oped, and the statistics of RTN are studied across device type, bias, and geometry.
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Complementary metal-oxide-semiconductor (CMOS) technology is undoubtedly the domi-
nant integrated circuit (IC) technology of today. In large part, the assent of CMOS can be
attributed to the scalability of MOS transistors, which has persisted at an exponential rate
for over five decades. However, as critical device dimensions are approaching atomic scales,
issues associated with device variability are rapidly becoming a bottleneck across the entire
design stack.
In order to adequately manage transistor variability in advanced CMOS technology
nodes, novel comprehensive methodologies for variability characterization have to be es-
tablished. Measurement techniques, which enable the fast and detailed characterization of
large statistical device sample sets, are needed for this purpose.
On-chip integration of large addressable device-under-test (DUT) arrays and the
associated characterization circuitry has the potential to address all of these issues. In
this work, an on-chip characterization system for capacitance -voltage (C-V) and current-
voltage (I-V) characterization of circuit-representative devices implemented in a 45-nm bulk
CMOS process is introduced. The system is used to identify quasi-static sources of ran-
dom and systematic device variability through a novel combined C-V/I-V characterization
methodology. Random telegraph noise (RTN) is small-area devices is also studied with an
emphasis on developing an automated methodology for the analysis of RTN waveforms, and
2
a comprehensive statistical model for the prediction of overall RTN amplitude is developed.
1.1 Thesis Outline
Chapter 2 begins by establishing the background for this work. A brief historical overview
of CMOS circuits is presented, followed by a discussion of CMOS variability, including
different approaches to modeling and characterizing variability. In this context, the on-chip
combined C-V/I-V characterization approach is introduced.
Chapter 3 gives a description of the design of the on-chip combined C-V/I-V char-
acterization system. Overall system design is discussed with an emphasis on full on-chip
integration and design modularity. Implementation of the different circuit blocks in a 45-
nm bulk CMOS process is described, and functionality is verified using simulation and
measurement results. An experimental measurement setup is introduced.
Chapter 4 describes measurement techniques for combined on-chip C-V/I-V char-
acterization. Accurate four-point Kelvin I-V measurements are demonstrated. A leakage-
and parasitics-insensitive charge-based capacitance measurement (CBCM) technique with
atto-Farad measurement resolution is presented. Combined C-V/I-V measurements are
performed on large statistical sample sets of devices using the on-chip characterization sys-
tem. Different electrical parameters are extracted, and the variability in these parameters
is studied across device geometry. Specific emphasis is placed on using the combined infor-
mation from C-V and I-V characterization to uncover the physical sources of variability in
the quasi-static device characteristics. Sources of both random and systematic nature are
examined.
Chapter 5 demonstrates another application of the on-chip device characterization
system, where the rapid I-V measurement capability is used for time-domain characteriza-
tion of RTN in small-area devices. An automated approach for the extraction of different
RTN parameters from measured data is developed, and parameter statistics across bias,
geometry, and device polarity are examined. Based on gathered data, an empirical statisti-
cal model for the modeling of overall RTN amplitude fluctuations is extracted and verified
3
across the sample range.
Chapter 6 concludes. The original contributions made in this work are summarized,






Chapter 2 serves to place the presented work in appropriate technical context. The ori-
gins and basics of CMOS integrated circuits are discussed, and the continual push driving
device scaling is examined. CMOS transistor variability is presented as a major challenge
in integrated circuit design. After establishing a brief historical perspective, different clas-
sifications and sources of variability are described, along with their impact on transistor
characteristics and overall circuit performance. Basic approaches to modeling variability
in transistor parameters are outlined. Different methods for measuring and characterizing
device variability are discussed, with an emphasis on their comparative advantages and dis-
advantages. The proposed on-chip combined C-V/I-V variability characterization system is
introduced in light of its advantages over current variability characterization methodologies.
2.2 CMOS Basics
2.2.1 CMOS Technology
Complementary metal-oxide-semiconductor (CMOS) technology is the dominant technol-
ogy used today for the implementation of integrated circuits (ICs), ranging from digital
memory and microprocessors to highly-integrated mixed-signal systems-on-chip (SOCs).
5
The complementary nature of CMOS technology is derived from the availability of both p-
type (PMOS) and n-type (NMOS) field-effect transistors (FETs) as the fundamental circuit
building blocks. An FET is a four-terminal semiconductor device, which uses an electric
field applied through a gate terminal to induce a conduction channel in a doped semi-
conductor substrate, thus establishing an electrical contact between a source and a drain
terminal doped with dopant atoms of the opposite polarity; a fourth terminal, referred to
as the body terminal, is used to set the substrate potential. The majority carrier in an FET
device refers to the type of carrier which transfers charge through the channel of the device.
In NMOS transistors the majority carriers are negatively-charged electrons and in PMOS
transistors the majority carriers are positively charged holes. PMOS devices are typically
used as charging devices, and NMOS devices are typically used as discharging devices in the
implementation of digital circuits. Basic representations of NMOS and PMOS transistor
cross sections are shown in Fig.2.1.
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Figure 2.1: Cross-section of (a) an NMOS device and (b) a PMOS device; the devices are
shown with the channel fully inverted.
2.2.2 The Appeal of CMOS
The concept of a field-effect transistor was originally introduced by Lilienfeld in 1926 [1],
but it wasn’t until 1960 that Kahng from Bell Labs demonstrated the first operational MOS
device [2]. The appearance of the first MOS transistors coincided with the introduction of
6
the concept of a monolithic integrated circuit, first patented by Noyce in 1959 [3]. While
both NMOS and PMOS transistors were conceived early on, the idea of combining the two
types of device polarities in order to achieve minimal standby power in a digital circuit
implementation was introduced in 1963 by Wanlass and Sah [4]. The ability to limit power
consumption to only power required for the charging and discharging of load capacitances
during switching events is one of the primary appeals of CMOS technology.
In 1965, Moore published his seminal paper,“Cramming More Components Onto In-
tegrated Circuits” [5], which for the first time introduced the concept of technology scaling,
and established what is commonly referred to as Moore’s Law. Moore’s Law states that
the number of components integrated in a single IC will increase exponentially, doubling
approximately every two years. While often labeled as a self-fulfilling prophecy, the push for
continual scaling has been the driving force behind the explosive expansion of the semicon-
ductor industry, making IC design one of the major global economic engines for the past five
decades. It is interesting to note that Moore’s prediction was not based on a technical argu-
ment, but rather on an economic one, stating that the reason for the exponential increase in
the number of integrated components is based on the premise that higher integration leads
to a correspondingly lower cost per device, keeping the cost of the IC relatively constant,
while simultaneously increasing the available functionality at an exponential rate. As such,
Moore’s genius is perhaps not so much in noticing the technical possibilities for scaling,
as much as in perceiving the ultimate economic driving force behind ever higher levels of
integration. Amazingly, the IC industry has kept up with the exponential growth predicted
by Moore to present day (Fig.2.2).
The technical path toward the realization of Moore’s Law was in large part outlined
by Dennard in 1974, when he introduced the concept of constant-field scaling [7]. The theory
of constant-field scaling proposes that if MOSFETs are scaled in a manner, such that the
magnitude of the electric fields that govern transistor operation remains constant, then a
proportional gain in circuit performance can be expected, while at the same time a quadratic
reduction of power per circuit operation is achieved, resulting in constant power density per
7
Figure 2.2: Moore’s Law as demonstrated by the continual exponential growth of number
of transistors integrated in a single IC up to present day [6].
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Table 2.1: Dennard Constant Field Scaling [7]
Device or Circuit Parameter Scaling Factor
Device dimension tox, L, W 1/k




Delay time/circuit, CV/I 1/k
Power dissipation/circuit V I 1/k2
Power density, V I/A 1
unit area. This type of scaling can be accomplished by reducing all of the physical device
dimensions by a scaling factor, k, reducing all voltages (including the threshold voltage) by
k, and increasing the doping concentration by k. The overall scaling trends proposed by
Dennard are shown in Table 2.1. By and large, it is this notion of constant field scaling which
cleared the way for the realization of Moore’s law, and ultimately made CMOS technology
the prevailing IC technology of today. However, strictly adhering to Dennard’s scaling rules
as described in [7] has proven difficult in recent years, mainly due to an inability to scale the
threshold voltage of the device as the parameter approaches fundamental limits set by the
laws of thermodynamics. Other scaling schemes, such as constant-voltage scaling and quasi-
constant-voltage scaling [8], have been proposed in an attempt to circumvent this issue,
and the general drive to scale the dimensions of the device with each new technology node,
resulting in an overall exponential decrease in device dimensions over time, has remained
true to this day.
2.3 CMOS Variability
While device scaling has many desirable properties, such as improved circuit performance
and decreased cost per transistor, maintaining the scaling trajectory predicted by Moore’s
law is becoming increasingly difficult. Many factors contribute to this problem; however,
variability in device performance is arguably the most difficult to overcome. In fact, Moore
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[5] identifies issues related to yield as the major limiting factor in achieving ever higher
levels of integration. Every manufacturing process is fundamentally limited by quality
and reliability concerns, and after a certain point, trying to integrate more devices into
a single IC results in decreased yield, and consequently, a higher price per working part.
Problems associated with variability are particularly nefarious, since as device dimensions
scale beyond the wavelength of light used for patterning and approach atomic dimensions,
controlling device behavior with increasing precision becomes tremendously challenging.
Different effects traced to the discrete and quantum nature of charge and the inability to
accurately define device dimensions begin to dominate transistor behavior. At the same
time, increasing levels of integration, with hundreds of millions and even billions of devices
integrated on the same die in modern-day digital microprocessors [9,10], require ever tighter
control of device parameters in order to ensure that if not all, then at least most of the
devices integrated in a single die behave in a predictable manner that does not compromise
the functionality of the underlying product.
2.3.1 Historical Perspective
Issues related to device variability have always been a central theme in semiconductor
manufacturing. While variability may be perceived by many as an emerging concern in
modern-day sub-100-nm CMOS technologies, it has in fact been a well-studied and carefully
monitored quantity starting from the earliest days of CMOS design. Shockley is one of the
first to examine the phenomenon of semiconductor device variation in his study of the
random fluctuations in the breakdown voltage of p-n junctions [11]. His work is later
extended by Keyes [12] to explain the effect of dopant fluctuations on the performance of
FETs. Traditionally, fluctuations in the threshold voltage have been the primary source of
device performance variability, and as such, have been most closely studied. However, as
scaling trends have continued to progress over the years, many additional sources of device
variability have been identified, and as the complexity of integrated circuits has grown, so
has the sophistication in characterizing, modeling and measuring device variability.
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2.3.2 Impact of CMOS Variability
The effect of device variability on the performance of digital logic circuits is primarily ex-
pressed in terms of overall variability in delay and power consumption. Both quantities
are a function of the current-driving and capacitive characteristics of the device, with delay
being proportional to capacitance and inversely proportional to current, active power con-
sumption being directly proportional to capacitance, and static power consumption being
directly proportional to leakage current. Therefore, in order to be able to examine the true
impact of device variability, the effects of variability in both the current-voltage (I-V) and
capacitance-voltage (C-V) characteristics of the device must be studied. As is discussed
below, most work focuses on either studying overall variations in delay, or variations in
the I-V characteristics of the device, whereas the impact of C-V variability, especially at
circuit-representative geometries, is largely ignored. More importantly, there has been no
work showing the relationship between variability in the C-V and I-V characteristics of the
device, which are ultimately based on many of the same physical device properties, and are
expected to show correlation.
2.3.3 Classification of CMOS Variability
The sources of device variability in a CMOS process can generally be classified as static
and dynamic [13]. Dynamic sources of variability are manifested as either gradual changes
in device characteristics over time, most notably bias-temperature instability (BTI) effects
leading to shifts in the effective threshold voltage of a device, Vth, [14–16], or noise, and in
particular, low-frequency random telegraph noise (RTN). RTN is the result of trapping and
de-trapping of discrete charges at the channel/oxide interface of the device, and is generally
modeled as sudden quantized jumps in Vth giving rise to corresponding fluctuations in the
channel conductance [17]. This type of noise is mainly associated with small-area devices,
and is closely related to the aforementioned BTI effects [18], as well as 1/f noise [19]. The
measurement, characterization, and modeling of RTN as a source of device variability are
a primary focus of this work and are discussed in detail in Chapter 5.
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Static device variability refers to variability in the electrical characteristics of the
transistor as a result of uncertainties in the manufacturing process, and can be either
random or systematic [20]. Random variability is defined in terms of mismatch between
nominally identical devices situated in immediate proximity to one another and is generally
caused by random fluctuations in the underlying physical characteristics of the device. On
the other hand, systematic variations manifest themselves as well-defined gradients across
the die, known as within-die (WID) variations, gradients across the wafer, known as die-to-
die (D2D) variations, and differences between mean parameter values across wafers, known
as wafer-to-wafer (W2W) variations. By definition, systematic variability can be traced to
a deterministic source. In terms of static variability, this work focuses on the measurement
and characterization of random variations as well as within-die (WID) systematic variations.
2.3.4 Sources of Systematic Variability
Systematic variability is generally caused by fluctuations in different parameters of the
manufacturing process. Issues related to pattern density [21, 22], channel stress [23–25],
mask misalignment [26], and across-wafer gradients due to rapid thermal anneal [13], are
amongst many reported. Identifying the actual sources of systematic variability can be
challenging without intimate knowledge of the manufacturing process, and as such, is not
a central focus of this work. However, measured gradients in electrical parameters can still
be mapped to systematic variations in the physical properties of the device, as is shown in
Chapter 4. Identifying the physical causes of systematic variation is critical in determining
the underlying source.
2.3.5 Sources of Random Variability
There are a number of physical factors that contribute to random variability in the electrical
characteristics of an FET. The general tendency dictated by Moore’s law is that the variance
of these physical parameters should scale proportionally to device dimensions, in order to
keep yields at acceptable levels. However, as the critical dimensions of CMOS transistors
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scale close to and beyond fundamental physical dimensions, such as atomic dimensions or
the wavelength of light used for patterning, the task of keeping variability at bay is becoming
ever more challenging. There are a number of physical sources of random device variability
that manifest as variability in the electrical properties of the transistor, both in terms of its
C-V and I-V characteristics. Four of the most dominant sources are introduced below.
Random dopant fluctuation
Random dopant fluctuation (RDF) refers to variations in the number of dopant atoms in a
device, which arise from the inability to precisely distribute a given concentration of dopant
atoms throughout the channel of the transistor. Due to the aggressive scaling in device
dimensions, the total number of dopant atoms per device is rapidly diminishing, reaching
values on the order of 100 in a 45-nm process [27]. As a result, even single-atom fluctuations
can have an appreciable effect on Vth, and the impact of RDF accounts for upwards of 60%
of the threshold voltage variability [20]. The effects of RDF are expected only to worsen
with new technology nodes, as the relative variation in threshold voltage begins to creep
up [28]. This is one of the main reasons why supply voltages in recent technology nodes
have not scaled according to the principles of constant-field scaling. In order to find a long
term solution to this problem, different device topologies involving undoped or lightly-doped
silicon are investigated [29,30].
RDF mainly has an impact on the threshold voltage, Vth, although some influence on
the effective carrier mobility, µeff , can also be expected due to Coulomb scattering [31]. The
Coulomb interaction between mutually-repellant carriers and dopants in the channel limits
the effective mobility of the carriers. As the uncertainty in the number and distribution of
dopant atoms in the channel grows, so does the corresponding uncertainty in the effective
carrier mobility.
Variations in Vth can be expected to have an effect on both the I-V and the C-V
characteristics of the device, and variations in µeff have an effect only on the current-
driving characteristics of the device. In general, the effect of RDF on Vth is dominant,
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whereas µeff is expected to be more sensitive to variations in other process parameters,
namely mechanical stress in the channel [32], as discussed below.
Line-edge roughness
Line-edge roughness (LER) is another major source of variation in modern-day CMOS
processes [13,27,33]. LER results from statistical variation in the number of photons incident
on the sample during lithographical exposure, and the absorption rate, chemical reactivity,
and molecular composition of the photoresist [13]. Roughness along the edges of the gate
can be expected to result in variability in the effective dimensions of the device, as shown
in Fig. 2.3.
Since the length, L, of the device is generally considerably smaller than the width, W ,
LER is expected to couple into the I-V characteristics of the device mainly as an effect due
to a variation in L. The impact on the drain current, ID, is established through the inverse
relationship between ID and L, as well as through second-order effects on Vth. In terms of
its impact on the capacitance of the device, LER is expected to influence the variability in
the gate capacitance through the proportional relationship between the gate area, given by
the product of W and L, and the intrinsic gate-to-channel capacitance, CGC,int.
While discussing the effects of LER on device variability, it is important to note than
maintaining a scaling trend in the variability of the critical dimensions (CD) of the device
is crucial to continual scaling. As a result, much effort is put into maintaining these trends,
as is discussed in [27], where it is shown that the variability in CD is very closely monitored
and scales at the same rate as the technology nodes, at least down to the 45-nm node. As a
result, one would not expect to see a tremendous impact of LER on device performance at
45-nm, in contrast to RDF, for instance. However, being able to monitor and characterize

















Figure 2.3: (a) An example of different effective lengths across different areas of the same
poly-silicon gate due to LER, and (b) difference between LER of the gate and of the source-
drain edges, which actually define the effective length of the device - the two quantities are
highly correlated, but not the same.
Channel stress fluctuations
Channel stress has a fundamental impact on carrier mobility, a phenomenon widely exploited
in modern-day CMOS devices in order to overcome the increasing degradation of carrier
mobility caused by channel impurity scattering [35]. Due to the difference in charge carriers,
NMOS devices have to be subjected to tensile stress and PMOS devices have to be subjected
to compressive stress in order to enhance the effective channel mobility. While application
of stress as a mobility enhancement technique is common to both device polarities, the
mechanisms for producing the two distinct types of stress are different. In particular,
nitride capping layers over the NMOS devices give rise to tensile stress, while embedded
SiGe source/drain epitaxial layers give rise to compressive stress in the PMOS channels,
as shown in Fig. 2.4. As a result, mobility variations due to stress can be expected to
be different for each device type, as the controllability of the two types of stress would be
different based on the two different stressing techniques used.
Stress-induced variability is most often considered as a source of systematic variabil-












Figure 2.4: Application of channel stress for mobility enhancement: (a) tensile stress in an
NMOS device using of a nitride capping layer, and (b) compressive stress in a PMOS device
using a SiGe diffusion implant.
performance [23–25]. However, random variations in stress are also expected to contribute
to random variations in µeff [32,36,37]. In terms of the effects on the electrical character-
istics of the device, variations in stress have a significant effect on the I-V characteristics
through modulation of the channel mobility. However, in terms of the C-V characteristics
of the device, carrier mobility, and consequently, channel stress, are expected to have no
notable impact.
Interface roughness and defects
As the oxide thickness, tox, scales down to atomic levels, reaching as low as 2.4 nm in a
45-nm CMOS process, oxide roughness of one or two atomic layers can have a significant
impact on device characteristics [38]. Variations in tox have a direct impact on the oxide
capacitance per unit area, C ′ox, and as such, affect both the C-V and I-V characteristics
of the device. Additionally, gate leakage is extremely sensitive to variations in tox. Due
to this sensitivity, it is expected that tox is a variable, which is extremely-well controlled,
both in terms of growth of the epitaxial layers, as well as post-processing using chemical-
mechanical polishing (CMP) [27]. Due to the increased sensitivity to variations in the
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oxide thickness, modern-day CMOS technologies are moving towards high-k dielectric gate
materials, which enable scaling of the gate capacitance while maintaining a larger physical
dielectric thickness.
Regardless of the type of dielectric used, defects in the channel-oxide interface are
bound to occur, giving rise to interface trap states and the associated random telegraph
noise (RTN). As mentioned above, RTN is a considerable source of dynamic variability in
device performance and is discussed in more detail in Chapter 5.
2.3.6 Modeling Random Variability
Pelgrom [39] makes the observation that the variance of device parameters scales inversely
with the device area based on general principles regarding the spacial averaging of random
variables across device area. This idea is fundamental, in that it points to the need to
consistently scale variability in device parameters with each new technology node in par
with the reduction in device area, in order to maintain acceptable yield levels. Of course,
as mentioned earlier, maintaing high yield is fundamental to the formulation of Moore’s
law in its original form, where scaling is expressed in terms of cost per transistor. The two
results from Pelgrom’s work quoted most often are the relationships regarding the scaling of
the variability in the random mismatch of threshold voltage, ∆Vth, and the relative current










where β = µeffC
′
oxW/L.
Drennan [40] expands on the idea by distinguishing between physical device char-
acteristics and electrical model parameters, and stipulating that the physical parameters,
such as oxide thickness, doping, device dimensions, carrier mobility, etc. are the ones that
average away with increase in the physical dimensions of the device. However, more than
one physical parameter can have an impact on any given electrical parameter, and for accu-
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rate modeling of variability, the variance of each physical parameter has to be propagated
to the variance of the electrical parameter. In particular, the variance, σ2e , of an electrical
parameter, e, can be expressed in terms of the variance, σ2pi , of all physical parameters, pi,









More notably, Drennan also points out that while most physical parameters indeed average
















This sort of analysis is also present in Pelgrom’s work, where the author consideres the
effect of σ∆L and σ∆W on σ
2
∆β/β , but ultimately argues that variability due to LER can be
neglected if the dimensions W and L are large enough.
Pelgrom scaling and propagation of variance (POV) form the basis for most rudimen-
tary variability modeling used in design, and are the primary variability models considered
in this work.
2.4 Methods for Variability Characterization
Different techniques for variability measurement and characterization have been proposed
to enable the monitoring and analysis of device variability and its impact on circuit per-
formance. In general, when measuring device variability, a few important characterization
parameters must be considered. The ability to measure large sample sets in order to ex-
tract the tails of statistical distributions with a high level of confidence is critical. Therefore,
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characterization methodologies which allow high degrees of integration are preferred. Mea-
suring large sample sets requires fast measurement acquisition times, which also makes
highly integrated approaches appealing. On the other hand, if the physical sources of vari-
ability are to be identified, detailed measurements of different device characteristics need
to be performed, preferably on the same device sample set. Measurement techniques which
enable this are generally implemented using off-chip characterization equipment, making
them time consuming and unsuitable for characterization of large device sample sets.
In this section, different popular variability characterization techniques are examined
with respect to their ability to meet the specifications described above. While each has its
own specific advantages, none of the popularly used techniques manage to satisfy all of the
desired criteria. Consequently, a novel variability characterization methodology is proposed,
which enables both rapid and detailed device characterization of large statistical sample sets.
2.4.1 Ring Oscillators
Ring oscillators (RO) and other delay-based characterization methods are widely employed
in research and industry as tools for circuit and device variability measurement [41–47].
They offer a highly integrated approach to variability characterization, where variability
in the delay of simple circuits (inverters or other standard gates) is measured through the
means of measuring variability in the RO frequency of oscillation - a measurement, which
can be done in a purely digital fashion. Such measurements can be performed rapidly and
in large volumes. In an RO with N number of stages, the delay of a single stage, tD, is





The delay metric, tD, is arguably one of the most important metrics characterizing digital
circuit performance, and it incorporates variations in both the current-driving and capacitive
characteristics of the underlying devices.
However, there are significant drawbacks to RO characterization as well. As gate
delay decreases with new technology nodes, generating a characteristic frequency, fosc, that
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is low enough to be accurately sampled necessitates RO structures with a large number
of stages, especially if the frequency is not measured on-chip. This results in decreased
measurement sensitivity, as the ratio of the standard deviation to the mean of the measured










More importantly, RO measurements integrate together all possible sources of variation into
a single metric, making it impossible to determine the individual contribution of different
sources of variability. In some cases, this issue can be addressed by comparing measurement
results from ROs comprised of similar but different device structures, as reported in [41,48],
and then assigning the relative difference in measured frequency to the differences in circuit
and device topologies. However, such an approach still fails to distinguish between effects
due to I-V and C-V variability.
Overall, the popularity of ROs stems from the ease of characterization they offer,
the ability to integrate them alongside functional circuitry, and the direct observation of
variation in the the delay metric. They can be very useful as general purpose variability
monitors, but do not give sufficient information about the underlying physical sources of
device variability.
2.4.2 Device Simulation and Imaging Techniques
On the opposite side of the spectrum from ROs lie a different set of variability charac-
terization techniques, which depend on atomistic device modeling and imaging. In terms
of using device simulations to model atomistic effects that lead to variability in different
electrical device parameters, Asenov and his students have demonstrated a wide array of
applications. They have used atomically correct device simulations based on their Glas-
gow simulation engine to study variability in both I-V and C-V device behavior at small
geometries due to random dopant fluctuations, line-edge roughness, channel stress, and
channel/oxide interface traps [33,37,49–54].
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An atomistic device simulation methodology is well-suited for studying the impact
different physical sources of variability have on electrical device characteristics. Also, given
enough computational power, a Monte-Carlo approach can be used to gather a large num-
ber of statistical samples as needed to accurately extract different parameter distributions.
However, simulated results have the disadvantage of predicting only phenomena incorpo-
rated in the model, and in general, the complexity of a real device can never truly be
captured by any model, no matter how complex. Therefore, while atomistic device simula-
tion is an indispensable tool in the detailed study of the relationship between the physical
sources of device variability and their electrical manifestations, a methodology that is based
on measurements of actual devices is still needed.
In addition to atomically correct device modeling, different device imagining tech-
niques can also be used to directly observe physical sources of variability. As an example,
scanning electron microscopy (SEM) can be used in the study of line-edge roughness by
top-down imaging of transistor gates and digital extraction of gate contours from the SEM
image [33, 55]. Such a technique is appealing in terms of studying in detail the different
physical aspects of LER, such as the autocorrelation of the edge roughness, but is rather
time consuming and taking a large number of samples is impractical. Moreover, as shown
in Fig. 2.3, the LER associated with the poly gate is not the actual parameter of interest;
instead, the LER associated with the source/drain diffusion edges is what affects variability
in the electrical device characteristics.
In addition to SEM imaging, a new technique named laser-assisted atom probe to-
mography (APT) has been used to generate 3-D images of individual dopant atoms in a
MOSFET structure, giving a much more informative view of the physical characteristics of
the device [56,57]. This technique is geared towards studying how atomic-scale phenomena
contribute to device variability, but similarly to all other imaging techniques, it is imprac-
tical in terms of overall variability characterization due to the inability to collect a large
number of samples over a wide device parameter space.
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2.4.3 Electrical Device Characterization
Perhaps the most robust way of characterizing the variability in MOSFETs is through elec-
trical measurements. Direct measurements give the best indication of the variability in
the electrostatic properties of the device, which is ultimately what gives rise to the vari-
ability in circuit performance. At the same time, methodical electrical characterization
employing different I-V and C-V measurements can give a good insight into the actual
physical sources of device variability through established relationships between physical de-
vice characteristics and electrical device properties. Depending on the level of integration
and measurement functionality, direct device characterization can provide detailed mea-
surements of large statistical device sets at acceptable rates, and can potentially result in
a variability characterization methodology which offers a balance between detail, accuracy,
sample size, and measurement throughput.
Most direct characterization approaches applied to variability measurements focus
on the I-V characteristics of the device. This is primarily due to the fact that dc currents
are easy to measure and most aspects of variability are reflected it the I-V characteristic of
the transistor. I-V variability characterization comes in three different levels of test circuit
integration. The first level is the traditional direct probing approach, which involves routing
individual pads to each of the terminals of the device under test (DUT) [22, 30, 58, 59].
Even if small probe pads are used, this approach still results in small statistical sample
sets and is generally not applicable to large-scale variability studies. Additionally, off-chip
current measurements of low current signals can be slow due to the need to charge the large
parasitic capacitances associated with the measurement probes, cables, and equipment at
every sampling step.
In order to enable the study of large statistical DUT sample sets, different array-
based characterization approaches have been employed [60–65]; these approaches are able to
achieve much higher DUT density as a result of the reduction of the number of probe pads.
However, issues related to sub-optimal sampling rates due to the large parasitics associated
with taking measurements off-chip still remain.
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Recent work attempts to address these issues by integrating the analog measure-
ment circuitry on-chip, alongside a large addressable DUT array [48, 66]. This approach
overcomes many of the disadvantages associated with direct electrical measurements, in
that it allows large device sample sets to be characterized at fast sampling speeds, while
also offering a digital measurement output and removing the need for analog measurement
equipment. However, the on-chip characterization system designs described in [48, 66] still
require sweeping an analog input in order to perform voltage sweep measurements, and are
limited to I-V characterization only.
In terms of studying the variability in the C-V characteristics of FETs, few results
can be found in the literature referring to modern-day CMOS capacitor characterization.
Charge-based capacitance measurements (CBCM) have been successfully employed to per-
form atto-Farad resolution back-end-of-line (BEOL) characterization [67,68]. More recently,
CBCM approaches have been successfully applied in front-end-of-line (FEOL) characteriza-
tion to characterize the voltage-dependent capacitance of MOS transistors with sub-femto-
Farad resolution [69,70]. However, most work focuses not on variability, but rather on using
high-accuracy C-V measurements of individual devices for parameter extraction.
When referring to capacitance variability measurements, two recent publications
stand out. One is the work by Polonsky et. al. [71], where a variation of CBCM called
quadrature-voltage capacitance measurement (QVCM) specifically designed to overcome
C-V characterization limitations due to gate leakage through the DUT is used to charac-
terize an array of devices in a 45-nm SOI CMOS process. However, while sub-femto-Farad
resolution C-V measurements of circuit-representative devices is indeed demonstrated, the
statistical sample set measured consists of only 11 DUTs and the measurements from only
one set of devices at circuit-representative dimensions is presented. The other example of
CMOS C-V variability measurements is by Tsuji et. al. [72], where CBCM is once again
used to measure C-V curves of devices with different dimensions in statistical sample sets of
24 DUTs and even some Pelgrom variability analysis of MOSFET capacitance is reported.
It should be noted, however, that this work, while published in 2011, reports results from a
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seemingly older technology node, with the smallest length of devices measured set at 0.12
µm. Presumably, gate leakage is not an issue at this technology node, which greatly sim-
plifies C-V characterization. In both instances, only the DUT arrays and the supporting
CBCM switching circuitry are integrated on chip, with all measurements performed off-chip
at CBCM measurement frequencies of 1 MHz or below.
2.4.4 Proposed Approach

































Figure 2.5: An illustration of the proposed combined C-V/I-V characterization approach;
C-V and I-V characteristics for the same circuit-representative device are measured.
The CMOS variability characterization methodology proposed in this work is based
on an on-chip electrical characterization approach where both the C-V and the I-V char-
acteristics of the device are extracted simultaneously, as illustrated in Fig. 2.5. Such an
approach enables complete quasi-static device characterization, allowing for the correlation
between the variability in the two characteristics to be studied. This will be shown to be
useful with regards to extracting information about the underlying physical phenomena
responsible for the measured variability in the electrical characteristics of the device.
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An on-chip system for combined C-V/I-V characterization with a digital I/O in-
terface is designed and implemented in a 45-nm bulk CMOS process, alongside a large
addressable DUT array. Complete measurement system integration aims at improving
measurement throughput as need for large-volume data acquisition. Moreover, on-chip
integration makes high-frequency current measurements possible at low signal levels, en-
abling the characterization of random telegraph noise (RTN), in addition to quasi-static
C-V and I-V characterization. Large statistical sample sets of different DUT types span-
ning a number of design parameters are available for characterization. All studied devices
have circuit-representative dimensions, allowing accurate variability measurements at rele-
vant device sizes. A novel CBCM characterization technique with atto-Farad measurement
resolution is developed for the purpose of C-V characterization of small-area DUTs. To the
author’s knowledge, this is the first time when such a comprehensive electrical device char-
acterization system has been implemented at such high levels of integration, and the only
published work to date presenting results on combined C-V/I-V variability characterization
of large sample sets at an advanced technology node. The proposed approach addresses
issues related to sample set size and measurement throughput through complete on-chip
integration, as well as issues related to measurement detail and ability to identify physical





Chapter 3 details the design of the on-chip variability characterization system and its indi-
vidual components. The chapter begins by introducing a top-level system overview. Em-
phasis in placed on complete system integration and component modularity. The design
of each of three main system components – addressable device-under-test (DUT) array,
biasing digital-to-analog converted (DAC), and measurement unit (MU) – is described in
detail. Simulation results and characterization measurements are included where applicable.
Overall, the system is demonstrated to have all of the desired characteristics, including full
on-chip integration of measurement and stimulus circuitry, complete digital I/O interface,
and high-resolution current and voltage characterization capabilities. System implementa-
tion in a 45-nm bulk CMOS process and the associated experimental measurement setup
are presented.
3.2 System Overview
Fig. 3.1 shows a simplified top-level schematic of the on-chip characterization system. The
system consists of three major blocks – an on-chip switching matrix, used to individually






















































Figure 3.1: A simplified top-level schematic of the on-chip characterization system.
converter (DAC), used to supply each of the four DUT terminal bias voltages, and a mea-
surement unit (MU), which consists of a current- and voltage-mode analog-to-digital con-
verters (ADCs), used to perform accurate on-chip current-voltage (I-V) and charged-based
capacitance-voltage (C-V) characterization. The system can be configured to character-
ize both NMOS as well as PMOS devices by adjusting the analog references and internal
controls to account for opposite current polarities.
The design of the on-chip measurement system is based on complete on-chip inte-
gration of the entire MOSFET characterization infrastructure. The system has a digital-
in/digital-out measurement interface, making it compatible with a purely digital test flow.
Any need for accurate and expensive bench-top measurement equipment is completely re-
moved. The only analog signals going to the chip are dc current and voltage reference
signals as required by the DAC and ADCs, as well as dc currents for biasing on-chip analog
circuits. As far as the author is aware, this is the highest level of integration achieved
in any published system for on-chip device characterization. As discussed in Chapter 2,
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achieving high levels of on-chip measurement integration not only removes the need for an
analog signal interface, but also has the potential to greatly improve measurement through-
put, which is an important parameter of any characterization setup, especially when large
sample volume is considered.
One potential benefit of complete on-chip integration is the ability to design each of
the individual system components according to specific characterization needs. However,
this particular system is designed with generality in mind, and can in fact be used for a
variety of electrical measurements on large statistical device sample sets. This flexibility
is demonstrated by applying the characterization system in the context of both combined
C-V/I-V dc measurements and random telegraph noise (RTN) time domain measurements,
with the potential for many more experiments still there. The generality of the proposed
characterization methodology is one of its main appeals, and it should be noted that the
described approach can be extended to I-V and C-V variability characterization of other
front-end-of-line (FEOL) components, as well as back-end-of-line (BEOL) components with
very little overhead.
The on-chip characterization system is designed with maximum process compatibil-
ity in mind. Although there are a number of analog circuit blocks integrated on chip, no
special analog devices or process options are used in the design of these blocks. Instead,
basic thick-oxide I/O transistors are used to implement all analog functionality. These de-
vices can be operated at 2.0 V supply, allowing for the necessarily voltage headroom to bias
the digital DUTs at voltages of up to 1.1 V . Additionally, these devices have a minimum
length of 0.44 µm, which results in a comparatively larger intrinsic gain, due to the lack of
various short-channel effects, at the expense of reduced intrinsic speed. Since the sampling
rates of interest are below 1 MHz, the reduced speed is not an issue, whereas the increased
gain is essential for accurate analog-to-digital conversion.
The design is highly modular and individual circuit blocks are reused whenever
possible. While this may not be the most efficient design approach, power efficiency and,
to a lesser degree, area efficiency are not of significant concern in this particular design.
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Instead, a more fundamental design goal is to simplify the porting of the characterization
system to new technology nodes. This is accomplished in a highly-modular design, as
ultimately only a small number of sensitive analog blocks have to be redesigned in the new
process. Using thick-oxide devices helps in this regard as well, since these devices tend
to remain largely unchanged from one technology node to the next, further reducing the
necessary redesign effort.
3.3 On-Chip Switching Matrix and DUT array
3.3.1 DUT Array
A simplified representation of the integrated DUT array and the accompanying switching
matrix is shown in Fig. 3.2. Column-select and row-select signals from one-hot shift registers
are used to sequentially address individual DUTs from the array. The DUT array spans 40
rows of DUTs across 56 columns. Each column contains 39 identical DUTs, in addition to
one empty array cell used as a null reference. Two neighboring columns contain matched
DUTs of the same type, as indicated in Fig. 3.2, allowing any gradients along the height
of the DUT column to be cancelled out differentially. Overall, the measurement sample set
consists of 28 different DUT types with devices spanning different lengths, widths, threshold
voltages, and environments, with a statistical set size of 78 DUTs per DUT type. Two test
arrays containing NMOS and PMOS DUTs are weaved parallel to one another, sharing
many of the global digital control signals, but with completely electrically isolated analog
signal paths and dedicated on-chip characterization systems.
A detailed view of the individual DUT cell and the associated switches is shown in
Fig. 3.3. The relative sizing of the switches is indicated on the schematic. Each terminal can
be connected to a voltage sense path, which is ultimately routed to the integrated voltage-
mode ADC. Since this is a high impedance sense path, minimum size switches are used.
The source and drain terminals have dedicated switches used to contact the device during



























































Figure 3.3: A simplified schematic of an NMOS DUT cell and the associated switches;
different size switches are used depending on weather the switches connect to a high- or a
low-impedance signal path.
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are used. On the gate side, there are two switches, either one of which can be used to provide
the gate bias. The need for two identical switches is described in detail in Chapter 4, where
the charge-based capacitance measurement (CBCM) technique is discussed. Since the gate
presents a high-impedance, minimum-size switches are used. Each terminal also has a path
that allows it to be tied to ground. The source and drain terminals have to be discharged
during the CBCM C-V characterization. Additionally, the gate terminal is tied to ground
when the cell is not selected, in order to reduce leakage during an I-V measurement. In the
case of an NMOS DUT, the body is tied to ground since the body potential is set by the
shared substrate potential. In the case of a PMOS DUT, since each DUT has a dedicated
N-well associated with it, the body can also be biased through a set of switches identical
to those at the gate (not shown). Apart from this, the only other difference between the
NMOS and the PMOS DUT cell is that the PMOS DUT cell enables all terminals to be
shorted to the analog supply, VDD,A, rather than ground, as needed by the opposite polarity
C-V measurement.
3.3.2 Switch Design
Switches in the array are implemented using thick-oxide CMOS transmission gates, offering
low leakage in the off state and and allowing high voltage swings. The schematic of a
transmission gate switch is shown in Fig. 3.4(a). The NMOS and PMOS transistors are
identically sized with W/L = 3.9 µm/0.44 µm for a unit switch with a nominal on-resistance
of approximately 500 Ω. In order to decrease the on-resistance of switches in low-impedance
paths, the width of the transistors is proportionally increased. Equal NMOS and PMOS
sizing tends to keep the resistance of the switch relatively constant over the entire bias
range [73]. Since all digital control signals on-chip are generated and distributed using 1.1
V native-oxide devices, a level-shifter circuit is used to transition between 1.1 V (VDD,D)
and 2.0 V (VDD,A ) logic levels. A standard positive-feedback topology is used for the level
shifter (Fig. 3.4(b)), which amplifies the digital logic signals and generates complimentary
outputs as needed for the CMOS transmission gate. Each analog switch has a dedicated
31
level-shifter.

















Figure 3.4: (a) Transmission gate implementation of analog switch; (b) a positive-feedback
level-shifter used to step-up 1.1 V (VDD,D) digital control signals to 2.0 V (VDD,A) analog
levels; Table 3.2 gives sizing for the transistors in the positive-feedback latch.
In order to be able to integrate a large number of DUTs in a single DUT array, it is
essential that the switches in the on-chip switching matrix provide enough isolation between
DUTs. To achieve the best isolation, the source and drain terminals of all DUTs but the
one being measured are disconnected from the measurement circuitry, and their gates are
connected to either ground or VDD,D, depending on weather an NMOS or a PMOS DUT
is measured, respectively. The series combination of the two disconnected switches and the
DUT biased in its off state results in very high impedance. Fig. 3.5 shows a simulation for
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Table 3.1: Level-Shifter Design Table
Component Value
MP0/MP1 0.8 µm/0.44 µm
MN0/MN1 3.9 µm/0.44 µm
the parasitic current due to a large DUT in the off-state corrupting an I-V measurement,
with the associated drain-to-source voltage swept between 0 and 1.1 V . While there is a
somewhat appreciable leakage of about 27 pA, most of this leakage is not due to the swept
potential and can be nulled during a calibration step using the empty DUT cell present in
each column. The actual measured parasitic resistance of the DUT in the off state is shown
to be ROFF = 1.37× 1015 Ω. Such a high off-resistance essentially means that the density





















Figure 3.5: A simulation showing the excellent isolation of a DUT placed in the off state.
of the DUT array is limited only by area considerations and more complex array structures
aimed at reducing switch leakage, such as the one presented in [63], are not necessary.
3.4 Biasing DAC
The four-channel resistor-string DAC shown in Fig. 3.6 is used to provide each of four DUT
























Figure 3.6: Four-channel R-string DAC with one-hot shift register control used for gener-
ating DUT bias voltages.
keeping the overall DAC area footprint small. Each channel has 256 different output levels,
resulting in eight-bit precision. The control of the DAC outputs is implemented using four
independent one-hot bi-directional shift registers. This unorthodox control scheme is ideally
suited for generating voltage sweeps, as needed for I-V and C-V characterization, while also
keeping the control circuitry simple and compact as compared to a decoder-based approach.
The unit resistor of the resistor string is implemented using a poly-silicon resistor
with a nominal resistance of 67.5 Ω. The resistance value is chosen such that when all four
channels are simultaneously switched to mid-code, which results in the worst RC charging
time constant, the resistor string output settles to five time constants within 0.5 µs, resulting
in a maximum DAC frequency of 2 MHz. The operating frequency of the DAC is designed
to be one order of magnitude higher than the sampling frequency of the analog-to-digital
converters, which can be as high as 200 kHz in the desired range of operation. As a result,
biasing the device at each measurement step does not factor significantly into the overall
characterization time.
Each of the four DAC channels is buffered using a single-stage load-stabilized analog
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voltage buffer. The transistor-level schematic of the DAC buffer is shown in Fig. 3.7(a).
Similarly to all other analog circuitry in this system, the voltage buffers are implemented
using high-voltage thick-oxide devices. The simulated open-loop response of the buffer
driving a 10.0 pF capacitive load is shown in Fig. 3.7(b). The buffer has an open-loop gain
of 47.9 dB, a gain-bandwidth product (GBP) of 76.5 MHz, and a phase margin of 74.6
deg.
The measured differential non-linearity (DNL) and integral non-linearity (INL) of
the DAC are shown in Fig. 3.8. Only two of the channels characteristics are plotted for
clarity; measured performance of the other two channels is similar. The DAC reference
voltages, VREF+ and VREF−, are set to 1.4 V and 0.3 V , respectively, resulting in a least
significant bit nominally set to VLSB = 4.3 mV . As expected, the resistor-string DAC offers
excellent DNL performance, with absolute maximum DNL and INL of less than 0.1 VLSB.
While all terminal voltages are measured at the point of application making absolute DAC
accuracy non-essential, as discussed in Chapter 4, it is still desirable to have a monotonic
DAC, especially in the context of C-V measurements, where the differential of the applied
voltage factors in. A DNL of less than 1.0 VLSB guarantees such monotonicity. The non-
linearity of the converter is mainly caused by mismatches in the shared resistor string, which
is made evident by the similarity of the INL plots for the two channels.
Table 3.2: DAC Buffer Design Table
Design Value Bias Value Simulation Value
Component Current Result
MP0/MP1 600 µm/1.6 µm IB 0.7 mA DC gain 47.9 dB
MP2 400 µm/0.6 µm Phase Margin 74.6 deg
MN0/MN1 300 µm/2.0 µm GBP 76.5 MHz
3.5 Measurement Unit
The measurement unit (MU) consists of both current- and voltage-mode ADCs, as needed































































Figure 3.7: (a) Schematic for the single-stage, load-stabilized DAC buffer; (b) simulated
open-loop frequency response with a 10.0 pF capacitive load.
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Figure 3.8: Measured linearity performance for two channels of the R-string DAC: (top)
DNL and (bottom) INL; excellent linearity is observed.
buffers for biasing the DUT. The two types of ADCs are both based on a dual-slope integra-
tor topology, which offers excellent measurement characteristics, including high tolerance
for variation in the passive components [74] and high immunity to noise and other interfer-
ence [75]. The MU is the most sensitive analog block in the characterization system, as its
performance ultimately determines the precision of all measurements. As is demonstrated
below, this analog block is designed with modularity and design reuse in mind, ensur-
ing maximum portability to new and potentially immature technology nodes. A single
general-purpose operational amplifier (op-amp) forms the basis of most analog functional-
ity, including voltage buffering and analog-to-digital conversion. Design modularity is also
extended to a higher level of abstraction in the design of the current- and voltage-mode
ADCs, with both converters implemented around the same integrator core. High-precision
analog-to-digital conversion is achieved without the need for any special analog process
options, keeping in line with the goal of design portability.
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3.5.1 Integrator Core
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Figure 3.9: Dual-slope integrator core used in current-mode and voltage-mode ADCs.
The integrator core, shown in Fig. 3.9, consists of a two-stage op-amp, a non-linear
MOS capacitor, a high-gain comparator, and a high-speed digital counter. The op-amp is
designed to have a high voltage gain and a low-output impedance, as discussed below. High
gain is needed to achieve high conversion accuracy while low output impedance is essential
for driving low-impedance loads, such as wide DUTs biased in strong inversion. An 80 pF
non-linear thick-oxide MOS capacitor is used as the main integrating element; this type of
capacitor offers higher charge density as compared to other capacitor options and is readily
available even in purely digital design flows. Since dual-slope integration is based solely on
the concept of charge conservation, the non-linearity of the capacitor does not affect the
linearity of the ADCs, as long as the capacitor does not leak or absorb charge during the
conversion cycle. The comparator is implemented as a scaled-down version of the folded-
cascode op-amp input stage. An 18-bit high-speed counter used to time the charge and
discharge cycles of the integrator is implemented using native 45-nm devices, which allow
it to operate at frequencies of 1.5 GHz and above. Leveraging the intrinsic speed of the
underlying 45-nm CMOS process is essential for achieving high integrator core performance
as increasing the reference clock rate results in higher measurement precision for a given
sampling rate, or equivalently, a higher sampling rate for a given measurement precision.
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Op-Amp
A schematic for the two-stage op-amp is shown in Fig. 3.10(a). The input stage is a
folded-cascode stage, which has a simulated voltage gain of 90 dB. PMOS input devices
are used in order to enable an input voltage range from 0 V up to 1.7 V when operating on
a 2.0 V analog supply. Additionally, PMOS transistors are expected to exhibit lower 1/f
noise [76]. The cascode devices are biased using a low-voltage cascode biasing scheme [76],
ensuring maximum swing at the outputs restricted to ±2Vov from the power rails; Vov is
the overdrive voltage of the cascode transistors given by Vov = VGS −Vth and nominally set
to 150 mV . Since most of the voltage gain of the folded-casode stage comes from the high
output impedance, this stage alone cannot be used to drive a real load, as any resistance
seen in the output would appear in parallel with the output resistance of the cascode devices
and diminish the gain. In order to circumvent this issue, a common-source (CS) output
stage is used as a low-impedance output buffer. The CS stage adds an additional 20 dB
of intrinsic gain, and at the same time reduces the output impedance of the amplifier to
580 Ω. While the gain of the CS output stage is also diminished by resistive output loading,
the input stage remains unaffected and provides more than sufficient gain as needed for the
desired ADC resolution. Additionally, the CS output stage improves the output swing of
the op-amp, bringing it to only ±Vov from the power rails, where once again, Vov = 150
mV .
The two-stage amplifier is expected to operate in unity-gain feedback mode, and
as such, its unity-gain stability needs to be ensured. This is done with the help of a
Miller compensation capacitor, CC = 32 pF ; like all other capacitors in this design, CC
is implemented using a MOS capacitor option. The Miller compensation capacitor acts to
split the two dominant poles of the amplifier (one associated with each stage) and ensure
adequate phase margin at unity gain. The compensation scheme used connects the Miller
capacitor between the output of the second stage and the source of the cascode device in
the first stage. This tends to push out the right-hand plane zero associated with Miller















































































Figure 3.10: (a) Schematic for two-stage op-amp; (b) simulated open-loop frequency re-




Fig. 3.10(b) shows simulation results for the open-loop frequency response of the
amplifier. Two simulation scenarios are considered. In one case, the op-amp is loaded
with a purely capacitive load and in the other case the amplifier is additionally loaded
with the worst possible DUT loading conditions (W/L = 1.0 µm/0.04 µm DUT biased in
strong inversion saturation). In both cases the capacitive load is 100 pF , which includes 80
pF from the integrating capacitor, 10 pF due to additional loading of the amplifier from
the input of the op-amp itself, and another 10 pF representing the input loading of the
comparator, as well as any wiring parasitics along the measurement path. The simulation
results are summarized in Table 3.3.
Table 3.3: Op-amp Design Table
Design Value Bias Value Simulation Value
Component Current Result
MP0 6400 µm/0.6 µm IB0 4.0 mA Condition No DUT
MP1/MP2 3200 µm/0.6 µm IB1 2.0 mA DC gain 105.9 dB
MP3/MP4 3200 µm/0.6 µm IB2 2.0 mA Phase Margin 56.3 deg
MP5/MP6 3200 µm/0.6 µm IB3 2.0 mA GBP 165.9 MHz
MP7 1920 µm/0.44 µm Condition Wide DUT
MN0/MN1 1600 µm/0.6 µm DC gain 100.3 dB
MN2/MN3 800 µm/0.6 µm Phase Margin 49.3 deg
MN4 960 µm/0.44 µm GBP 113.5 MHz
CC 32 pF vn,RMS 41.9 µV
100 Hz − 1 MHz
Since this op-amp is to be used as a general purpose op-amp throughout the design,
it needs to meet a number of design goals. Unity-gain stability is crucial, as the op-amp
is used in unity-gain feedback in the integrator, as well as when used as a buffer. Such
stability is guaranteed by a worst-case phase margin of 49.3 deg. At the same time, a
gain-bandwidth product (GBP) of more than 100 MHz is required to allow the op-amp
to settle with an accuracy of up to five time constants when processing a 20 MHz input
signal, such as the one used during CBCM C-V characterization. Once again, this design
goal is met and exceeded. A high dc gain is desired in order to enable high-resolution A-
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to-D conversion. The rule of thumb generally used is that 6 dB of gain is needed for each
additional bit of resolution in order to guarantee that the systematic error due to the finite
gain of theop-amp is less than the quantized signal-to-noise ratio (SNR). With a gain of
over 100 dB, this op-amp can support up to 16 bits of resolution. Finally, the integrated
input-referred voltage noise of the op-amp, including all white and 1/f noise sources, is
simulated to be 41.9 µV RMS in the frequency band from 100 Hz to 1 MHz. This noise
performance is comparable to the systematic error due to the finite gain of the op-amp and
is adequate for the application at hand.
Comparator
The comparator functionality is implemented using a variation of the folded-cascode input
stage of the op-map (Fig. 3.11(a)). However, in order to conserve area and decrease the
loading that the comparator presents to the integrator, the transistor sizes and correspond-
ing bias currents are sized down by a factor of four.
The performance of the comparator can be characterized by simulating the com-
parator jitter when detecting a reference-voltage crossing by an ideal triangle wave input.
The triangle wave used in simulation has a slew rate of 0.125 V/µs, resulting from a 80 pF
integrator capacitor discharged by a 10 µA reference current; these conditions match the
integrator nominal operating conditions. Using a time-domain noise analysis simulation, a
histogram of the measured jitter can be extracted, as shown in Fig. 3.11(b). The simulated
RMS jitter is 0.741 ns. This value is less than one clock cycle of a 1.5 GHz reference clock,
and as such, the RMS jitter of the comparator is not expected to have a significant impact
on the resolution of the ADCs. It should also be noted that the comparator exhibits a
systematic delay of 116.7 ns in simulation, which is fairly significant compared to the clock
cycle of the reference clock. However, this delay is constant for a given reference current and
comparator reference voltage and can easily be calibrated out using a nulling measurement
of an empty DUT cell.











































Figure 3.11: (a) Schematic for folded-cascode comparator; (b) simulated jitter due to com-
parator noise when detecting the reference crossing of a triangle waveform with slew rate
of 0.125 V/µs; design parameters and simulation results are summarized in Table 3.4.
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Table 3.4: Comparator Design Table
Design Value Bias Value Simulation Value
Component Current Result
MP0 1600 µm/0.6 µm IB0 1.0 mA Delay 116.7 ns
MP1/MP2 800 µm/0.6 µm IB1 0.5 mA RMS jitter 0.741 ns
MP3/MP4 800 µm/0.6 µm IB2 0.5 mA
MP5/MP6 800 µm/0.6 µm
MN0/MN1 400 µm/0.6 µm
MN2/MN3 200 µm/0.6 µm
tor has another practical advantage, which warrants a brief mention. With the help of a
few extra switches, the OTA can be placed in a unity-gain configuration and used to buffer
the internal integrator node to an output test pin. Observing the internal integrator node
directly is not feasible due to the extra capacitive loading such a test path would present at
the output of the integrator; the two-stage op-amp topology is conditionally stable and can-
not accommodate much additional loading. However, if the comparator is used to buffer the
signal, this problem is circumvented. Since the folded-cascode OTA acts as a single-stage
amplifier, it can be load-stabilized by adding capacitive loading off-chip when probing the
output. It is important that the comparator does not need to be stabilized on chip, as that
would significantly impact its open-loop performance. Therefore, the folded-cascode OTA
can serve a secondary role as a voltage buffer for debugging purposes without compromising
its effectiveness as a comparator.
Up/Down Counter
An 18-bit loadable up/down asynchronous counter is implemented based on a design de-
scribed in [73]. An asynchronous topology is chosen over a synchronous one as the former
allows higher input clock rates. The ripple effect, which generally limits the maximum
frequency of an asynchronous counter, is not an issue in the design at hand, as the counter
can be allowed to ripple through before its output is sampled. Post-layout simulations of
the counter show that it is operational with clock frequencies of up to 2.5 GHz. Ultimately,
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the counter frequency is limited by the frequency of the clock signal that can reliably be
delivered on chip, which is experimentally shown to be around 1.5 GHz. This aligns with
the analysis of the comparator performance presented above, which demonstrates that the
converter would not benefit from reference frequencies much higher than 1.5 GHz, as jit-
















Figure 3.12: Current-mode ADC configuration using the dual-slope integrator core.
The integrator core is easily transformed into a current-mode ADC, as shown in Fig
3.12. The potential, VF , supplied by one of the DAC channels, is forced at the input of the
ADC though the negative feedback of the integrator, setting the voltage bias at the current
input node. The desired pre-charge time is loaded into the counter, which counts down at
the rate of the input clock. During this time, the integrator is sampling the input current,
while simultaneously averaging out any high-frequency noise or interference that might be
present. When the counter reaches zero, it starts counting up and a reference current with
opposite polarity to that of the input is switched in, discharging the integrating capacitor
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at a known rate. When the capacitor is fully discharged to its initial state, the comparator
flips, signaling the end of the conversion cycle. The discharge time is recorded, and the





where IREF is the reference current, NREF is the integration time measured in reference
clock cycles, and NOUT is the measured digital output. From Eq. 3.1, the nominal ILSB
of the converter is given by IREFNREF . The ILSB, and consequently, the dynamic range of the
converter can be adjusted by either increasing the sampling time or decreasing the reference
current. While both methods act to slow down the conversion cycle, the former results in
less sampled noise due to more averaging during the sampling stage of the conversion cycle,
and is therefore preferred.
It is important to note that the value of the integration capacitor does not factor
in Eq. 3.1. However, choosing a proper capacitor value is essential, as it affects both the
sampling rate of the converter, as well as the noise sampled by the integrator. The integrator





where f is the frequency variable, and T is the sampling period, given by T = NREFfCLK .
One way to define the sampled noise bandwidth due to H(f) is to consider the first null





A larger integrating capacitor enables more averaging during sampling and consequently, a
proportionally narrower effective noise bandwidth and less integrated noise. At the same
time, a larger capacitor also results in a longer conversion cycle and a slower sampling rate.
Therefore, the integrating capacitor value presents a trade-off between sampling rate and
resolution. With an integrating capacitor of 80 pF , a sampling period T = 0.683 µs can be
achieved while still accommodating input currents as large as 40 µA. According to Eq. 3.3,
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the resulting null frequency is f0 = 1.46 MHz. At the same time, T = 0.683 µs enables
sample rates as high as 200 kHz with a reference current of 10 µA.


















Figure 3.13: Measured DNL and INL for the current-mode ADC at 12-bit resolution with
ILSB = 9.76 nA.
The measured DNL and INL of the current-mode ADC are shown in Fig. 3.13.
The ADC operates at a 12-bit resolution with a pre-charge time of NREF = 1024 reference
clock cycles and a reference current IREF = 10 µA; this configuration yields ILSB = 9.76
nA. The worst absolute DNL is less than 0.25 LSB and the worst absolute INL is less
than 0.6 LSB, indicating true 12-bit effective resolution. This setting is appropriate for
I-V characterization of small- to medium-sized DUTs operating in the linear region. Larger
DUTs require the dynamic range to be adjusted by setting NREF = 512 for ILSB = 19.52
nA, and a maximum current range of 79.95 µA. In order to achieve the accuracy need for C-
V characterization, the resolution of the ADC is boosted through a number of oversampling
and noise-reduction techniques, as described in Chapter 4.
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3.5.3 Voltage-Mode ADC
The implementation of the voltage-mode ADC is shown in Fig. 3.14. A simple sample-and-
hold amplifier (SHA) is used to sample and buffer the input voltage. The SHA guarantees
high input impedance, which is essential for proper four-point Kelvin measurements, and
is based around a copy of the op-amp used in the integrator core in a unity-gain-feedback
configuration. The 10 pF input capacitance of the op-amp (explicitly shown for clarity)
is sufficient to reduce any errors due to charge injection from the voltage sampling switch
to negligible levels. A 25 kΩ on-chip resistor is used to convert the sampled voltage to a
dc current to be sampled by the integrator core. The value of the resistor is chosen such
that the conversion time for a voltage measurement is comparable to that for a current
measurement, and both measurements can be performed in parallel without either one

















Figure 3.14: Voltage-mode ADC configuration using dual-slope integrator core; a SHA is
used to provide high impute impedance.
In the configuration shown in Fig. 3.14, the ADC is used to sample voltages lower
than VREF , and the output of the converter is given by




where VREF is the reference voltage (defined with respect to a ground potential), VDD,A is
the analog supply voltage, NREF is the integration time measured in reference clock cycles,
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While the value of the resistor, R, does not factor into the conversion equation,
the linearity of the converter is directly related to the linearity of the resistor, unlike the
case with the integration capacitor. Therefore, care must be taken in choosing the proper
resistor option and sizing in order to achieve the desired converter linearity. The resistor
chosen in this case is a poly-silicon resistor, which offers better linearity as compared to
other available options, such as an N-well resistor, for instance.


















Figure 3.15: Measured DNL and INL for the voltage-mode ADC at 10-bit resolution with
VLSB = 0.976 mA.
Fig. 3.15 shows the measured DNL and INL for the voltage-mode ADC. The charac-
terization is preformed at a 10-bit resolution operating with a pre-charge time NREF = 512
reference clock cycles, a reference voltage VREF = 1.5 V , and an analog supply voltage
VDD,A = 2.0 V , resulting in VLSB = 0.976 mV . Once again, with a worst-case absolute
DNL of less than 0.1 LSB and a worst-case absolute INL of less than 0.25 LSB, the voltage-
mode converter is shown to operate at a true 10-bit effective resolution. At this resolution
and dynamic range the ADC can cover an input range of 1.0 V , whereas the nominal VDD
49
of the digital devices in this technology is 1.1 V . However, since the counter is much deeper
than 10-bits, NOUT can go above the nominal 2
10 − 1 reference clock cycles given by the
10-bit resolution to allow the input range to be extended to 1.1 V . Since the DNL and
INL performance of the converter are consistent with what is required for 11-bit effective
resolution, the partial sampling of an 11-th bit is justified.
3.5.4 Analog Buffers
Unity-gain analog buffers are used to bias the DUT terminals not connected to the current-
mode ADC. The DAC buffers shown in Fig. 3.7 are not suitable for driving real loads
with high accuracy, and are only used as high-input-impedance buffers between the internal
resistor-string outputs and the unity-gain buffers in the MU. The MU buffers, which drive
low-impedance paths going to the source/drain terminals of the DUT, are implemented
using copies of the two-stage op-amp shown in Fig. 3.10. High-impedance paths biasing
the gate and the body of the DUT, on the other hand, are driven by unity-gain buffers
implemented using the scaled-down version of the folded-cascode op-amp input stage also
used as a comparator (Fig. 3.11(a)). This single-stage OTA is stabilized using a 7.5 pF
load capacitor connected between VOUT and ground. The Bode plot in Fig. 3.16 shows
the simulated open-loop ac response; the simulated open-loop dc gain is 78.3 dB with a
phase-margin of 62.2 deg and a gain-bandwidth product of 140.8 MHz.
3.6 Test Chip
The on-chip characterization system is implemented in a 45-nm bulk CMOS process. Two
identical copies of the characterization system are integrated on the same chip, as can be
seen in the die micrograph shown in Fig. 3.17. One copy is used to characterize NMOS
devices, while the other is used to characterize PMOS devices; both copies are operated
in parallel for increased measurement throughput. While the two copies of the system
are identical in their design, their analog references and internal controls are set up to


















































Figure 3.16: Simulated open-loop frequency response of the comparator in Fig. 3.11(a)
also used as an OTA buffer; the OTA is stabilized using a 7.5 pF compensation capacitor
connected between VOUT and ground.
PMOS DUT arrays are interweaved parallel to one another, as described in Section 3.3.1.
The majority of the chip area is occupied by the DUT arrays and associated switching
matrix, with the DAC and MU circuitry integrated in the periphery of the test chip. The
total chip area is 25 mm2, and it contains the two copies of the characterization system, as
well as over 4300 DUTs.
3.7 Measurement Setup
Fig. 3.18 shows the measurement setup used to run experiments using the on-chip C-
V/I-V characterization system. An Opal KellyTM FPGA board [78] is used to interface
between a measurement PC and the test chip. The FPGA board along with various ICs
used to generate analog references and biases as needed by the test chip, are integrated
on a custom-built printed circuit board (PCB) shown in Fig. 3.19; all analog signals are
dc signals, as previously noted. A state machine implemented on the FPGA generates the

















Figure 3.17: A micrograph of the system implemented in a 45-nm CMOS process; two iden-
tical copies for characterization of NMOS and PMOS devices, respectively, are integrated



































Figure 3.18: Measurement setup used to interface with the on-chip characterization system.
sent to the PC over a USB 2.0 interface. MATLAB is used to collect and analyze the
measurement results. A PLL integrated on the Opal KellyTM board is used to generate the
20 MHz reference clock needed for C-V characterization. An Agilent pulse generator [79] is
used to generate the 1.5 GHz ADC reference clock.
3.8 Conclusion
The design of the on-chip variability characterization system has been presented. The entire
system is integrated on-chip allowing for fast and accurate device characterization using a
digital I/O interface. Individual components are designed for maximum compatibility with
a purely digital CMOS process and use of specialized analog passives or transistor options
is avoided. Modular design makes the system easily portable to new technology nodes. The
functionality of all major system components is verified in simulation and measurement
based on a 45-nm bulk CMOS implementation. The four-channel biasing DAC is shown
to have 8-bit resolution with VLSB = 4.3 mV , the current-mode ADC is shown to have
12-bit resolution with ILSB = 9.76 nA, and the voltage-mode ADC is shown to have 10-bit
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Figure 3.19: Custom PCB used for testing; different functional blocks are annotated.






Chapter 4 describes the combined C-V/I-V variability characterization methodology. C-V
and I-V measurement techniques for accurate on-chip quasi-static device characterization
using the on-chip characterization system of Chapter 3 are introduced. Raw C-V/I-V mea-
surement data are presented and different electrical parameter extraction techniques are
discussed. C-V data is used to extract the effective MOS transistor channel length, Leff , as
needed for the analysis of random device variability. Random and systematic device vari-
ability is analyzed, with an emphasis on leveraging the combined C-V/I-V characterization
approach to uncover the underlying physical sources of variability reflected in the observed
variability of the electrical parameters.
4.2 Measurement Techniques
In order to enable accurate on-chip quasi-static device characterization, I-V and C-V mea-
surement techniques which exploit the circuitry of Chapter 3 are developed. Issues related
to non-negligible parasitic resistances through the on-chip switching matrix need to be ad-
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dressed when performing I-V characterization. For the purpose of C-V characterization, a
charge-based capacitance measurement (CBCM) technique, which allows capacitance mea-
surements to be reduced down to dc current measurements, is introduced. This CBCM
technique addresses issues related to gate leakage through the DUT, parasitic leakages and
capacitances from the on-chip switching matrix, and measurement noise to achieve atto-




















Figure 4.1: Four-point Kelvin measurements to negate parasitic IR drops through the
on-chip switching matrix.
A four-point Kelvin measurement approach (Fig. 4.1) is used for accurate I-V charac-
terization in the presence of non-negligible parasitic resistance through the on-chip switching
matrix due to both the wiring parasitics and the resistance of the access switches. While the
virtual ground supplied by the integrator at the input of the current-mode ADC accurately
sets a bias for the current measurement to be performed, an IR drop across the parasitic
resistance in the current path, RP,I , causes the applied voltage V
∗
D at the terminal of the
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DUT to decrease as a function of the measured drain current, ID, as given by
V ∗D = VD − IDRP,I , (4.1)
where VD is the desired DUT terminal voltage bias. To eliminate the effect of this parasitic
resistance, V ∗D is directly measured using a secondary sense path. The parasitic resistance in
the sense path, RP,V , does not affect the measured voltage due to the high input impedance
of the voltage-mode ADC. Since the current at a DUT terminal is potentially a function
of all four terminal bias voltages, the voltage at each of the DUT terminals is measured








Figure 4.2: Measured ID surface as a function of VGS and VDS ; ID values can be interpolated
along planes of constant VDS potential as shown.
While the DUT array allows voltage and current sense paths to be routed to any one
of the four DUT terminals (with the exception of the body of NMOS DUTs, which is tied
to the substrate potential of the chip), characterizing the drain current, ID, as a function
of the gate-to-source bias, VGS , for a constant drain-to-source bias, VDS , is the primary
focus of this work. By sweeping the applied gate and drain voltages, a three-dimensional
surface plot of ID as a function of VGS and VDS can be measured, as shown in Fig. 4.2.
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Since the voltage sweep steps given by the VLSB of the DAC are as small as 4.3 mV , linear
interpolation can be used to accurately extract the measured drain current across planes of
constant VDS bias. Although ID is derived for a constant VDS , VSB does vary slightly over
the bias range. If desired, this slight bias dependence can also be removed by introducing
a sweep at the source terminal of the DUT.
Asynchronous Sampling
While traditionally analog-to-digital converters sample signals at a given characteristic sam-
pling frequency, the dual-slope integrator ADCs described in Chapter 3 can be configured to
vary the sampling frequency according to the strength of the measured signal. The period
needed to complete a conversion cycle is a function of the pre-charge time, which is set
by the desired dynamic range, and the discharge time, which is determined by the signal
strength. When operated in a synchronous fashion, the ADC sampling frequency needs to
be configured to accommodate the maximum discharge time corresponding to the maximum
allowable input current. However, when the I-V measurements considered are dc measure-
ments, maintaining a constant sampling frequency is not required. Instead, the sampling
time can be adjusted according to signal strength, yielding significant characterization time
savings. Such optimal signal sampling can be accomplished by asynchronously triggering
the beginning of a new conversion cycle on the comparator output signaling the completion
of the previous sampling cycle.
The resulting variation in sampling frequency during a linear-region I-V measure-
ment of a W/L = 1.0 µm/0.04 µm device across 256 VGS and 16 VDS points is shown
in Fig. 4.3. As can be seen, due to the wide range of input signal strength, consider-
able characterization time savings can be realized. In this particular example, the signal-
strength-optimized sampling frequency varies between 185.2 kHz and 84 kHz, resulting in
an overall characterization time of 26.6 ms for a sweep of 16 × 256 points. If the signal is
instead uniformly sampled at a frequency of 84 kHz, the overall characterization time for




































Figure 4.3: Signal-strength-optimized sampling frequency across a 16 × 256 point linear
I-V sweep; using asynchronous sampling results in more than 80% improvement in overall
characterization time.
has the potential to significantly reduce the required I-V characterization time, making the
measurement of large DUT sample sets considerably more time-efficient.
4.2.2 C-V Measurements
In order to achieve accurate C-V characterization of circuit-representative devices, a novel
on-chip charge-based capacitance measurement (CBCM) technique is developed. CBCM
techniques reduce capacitance measurements to dc current measurements, allowing for ex-
isting I-V measurement infrastructure to be used to perform C-V characterization. The
newly-developed CBCM technique addresses issues related to gate leakage through the
DUT, as well as issues related to the characterization of devices integrated into a high-
density on-chip DUT array, such as errors due to parasitic interconnect capacitance and
array leakage. Different data post-processing techniques are used to boost the effective
measurement resolution in order to achieve atto-Farad resolution C-V characterization, as
needed to measure the variability of 45-nm devices with circuit-representative dimensions.
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CBCM Measurement Technique
The leakage- and parasitic-insensitive on-chip CBCM technique is illustrated in Fig. 4.4 as
used for characterizing the gate-to-channel MOS capacitance, CGC . During the first phase of
the measurement, the DUT is biased at the desired operating point, with its gate connected
to a gate potential, VG, and the drain and source connected to a channel potential, VC .
Once this bias point has been established and all of the DUT potentials are stabilized, the
current-steering switch at the gate flips, making the on-chip current-mode ADC the new
source for the gate bias, which remains at VG. At this point, the current necessary to
maintain the bias at the gate starts being measured. After a short on-chip-generated delay
on the order of 100 ps (denoted as tD in Fig. 4.4(b)), the drain and source of the DUT are
shorted to ground, causing CGC to be discharged. The change of charge needed to keep the
potential of the gate at VG is integrated by the current-mode ADC, along with any leakage
current through the device and the associated switching matrix (not shown). Once this
charge transfer has settled, the DUT gate is disconnected from the measurement circuitry,
and the DUT channel is once again biased at VC . This cycle is repeated multiple times,
building up a measurable amount of charge in the current-mode ADC.
At the end of the conversion, the average measured charge, QG,M (VGC), which is




IG,D(t) dt = QG(VGC) +QG,0(VG), (4.2)
where T is the measurement clock period. QG,M (VGC) consists of QG(VGC), which rep-
resents the gate charge due to the discharging of CGC , and the charge QG,0(VG), which
represents the charge due to an integrated error current. The error current, denoted as
IG,0 is Fig. 4.4(b), is due to any leakages through the DUT and the switching matrix, as
well as any charge injection from the switch at the input of the ADC, leakage currents due
to mismatches between the two nominally identical gate potentials, and any charge shared
from the parasitic capacitance at the gate node due to the same mismatch. The error cur-







































Figure 4.4: (a) Illustration of the leakage-insensitive CBCM technique applied to measuring
CGC of an NMOS transistor, and (b) the accompanying voltage and current waveforms; the
shaded portion of the IG plot indicates the measured discharge current IG,D.
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potential, VC , and consequently, the gate-to-channel potential, VGC . This results from the
fact that the error current is accumulated during the discharge phase of the cycle, where
the bias conditions on the DUT are always constant – VG at the gate, and ground at all
other terminals. This is in contrast to the gate charge, QG(VGC), which is a function of the
bias voltage applied during the charging step of the cycle and, therefore, varies with VGC .





Even though it is difficult to decouple QG(VGC) from QG,0(VG), it is easy to see that since
QG,0(VG) is a function of VG only (and not VGC), as long as VG is kept constant throughout








Therefore, by keeping VG constant while VC is swept, the combination of the effective virtual
ground at the gate and the differential nature of CBCM can be leveraged to cancel out the
errors due to IG,0. The only error signal left corrupting the measurement is the leakage
current integrated for the duration tD (see Fig. 4.4(b)), which is in fact a function of VC .
However, tD, as mentioned above, is a delay of only about 100 ps; the error accumulated in
this time interval is the same as that in a standard CBCM measurement if the measurement
frequency were 5 GHz and is negligible.
Fig. 4.5 demonstrates the concept of leakage cancellation described above by ex-
amining the effect of the CBCM clock frequency, fCLK , on the measured QGC,M as well
as on the extracted CGC . Example measurements for the case of a PMOS and an NMOS
transistors with W/L = 1.0 µm/0.11 µm are considered. As expected, linearly decreasing
the period of the measurement clock, TCLK (or equivalently, increasing the measurement
frequency, fCLK), proportionally shifts the measured PMOS QGC,M up and the measured
NMOS QGC,M down; the different directions of the shift are explained by the different po-
larities of the leakage current, IG,0. More importantly, however, these shifts are constant
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Figure 4.5: (a) QGC and (b) CGC measured at different CBCM clock frequencies for a PMOS
(negative VGC) and an NMOS (positive VGC) device; while QGC changes with frequency,
the extracted CGC remains constant.
across the measurement bias range, and result in no appreciable change in the extracted
CGC , as seen in Fig. 4.5(b).
While the measurement insensitivity to fCLK is a desired effect, which demonstrates
accurate cancellation of the effects of IG,0, operating at the highest possible fCLK = 20
MHz still has the benefit of improving overall measurement speed. Improved measurement
speed decreases the time needed to characterize a device and also enables the differential
1/f noise cancellation technique described below. Additionally, a higher clock frequency
increases the ratio of QG(VGC) to QG,0(VG), thus reducing the dynamic range requirements
for a given measurement precision. Performing capacitance measurements at such aggressive
switching frequencies is generally not applicable to off-chip measurement techniques due to
the large time constants associated with taking weak analog signals off-chip.
Measurement Noise Reduction Techniques
In order to achieve atto-Farad (aF ) resolution, a combination of oversampling and filtering
techniques is used. If a voltage step ∆V = 4.3 mV is considered, the average change
of charge, ∆Q, which needs to be measured in order to resolve a capacitance of 1 aF is
4.3× 10−21 C. This is less than one elementary charge, and at a measurement frequency of
20 MHz, results in an average current of 8.6 fA.
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The nominal ILSB of the current-mode ADC is decreased to ILSB = 390.6 pA by
setting NREF = 1024 and IREF = 400 nA. Since the current measured to derive QG(VGC)
is a dc current, oversampling can be leveraged to further reduce the effective ILSB of the
converter. In particular, if an oversampling ratio (OSR) of 211 is used, ILSB is reduced
to 190.7 fA, while an OSR of 215 gives an ILSB of 11.92 fA. Unfortunately, even with
an aggressive CBCM clock frequency of 20 MHz, a full 256-point C-V measurement at an
OSR of 215 has an overall run time of approximately 12 min, which is prohibitively large
for high-throughput studies.
To further suppress measurement noise, a Savitzky-Golay filter [80], particularly
suited for extracting smooth derivatives from measured data, can be used. The Savitzky-
Golay filter works by performing a polynomial fit through a moving data window, and using
the fitted polynomial parameters to estimate the derivative of the data at the mid-point
of the window. The application of such a filter is tantamount to oversampling, where the
knowledge that the data does not change rapidly within a given interval is used to better
estimate a single-point value based on an ensemble of neighboring points. The size of
the moving window, F , and the order of the fitted polynomial, N , are parameters of the
filter, which must be chosen to achieve the desired noise reduction, while maintaining the
high-frequency components of the C-V curve.
Fig. 4.6(a) demonstrates the effectiveness of the Savitzky-Golay filter for appropri-
ately chosen filter parameters; measurements for a W/L = 1.0 µm/0.11 µm PMOS device
are used as an example. Even with an OSR of 215, the unfiltered data remains somewhat
noisy. In comparison, using an OSR of 211 and a filter with parameters set to F = 61 and
N = 3 results in a low-noise measurement, which tracks the unfiltered data very well. At
an OSR of 211, a 256-point C-V measurement takes only 45 sec to complete, making the
acquisition of large statistical data sets feasible.
In order to explain the choice of filter parameters, Fig. 4.6(b) shows examples of
processing the same measurement data using different filter settings. If F = 81 and N = 1
is used, too much of the high-frequency component of the data is lost, and the transition
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Figure 4.6: Application of the Savitzky-Golay digital filter – (a) effectiveness of filtering in
comparison to increasing the oversampling ratio and (b) choosing optimal filter parameters.
between depletion and strong inversion is not as sharp as the transistion observed in the
unfiltered data. On the other hand, if the filter settings are configured to F = 11 and N = 3,
the smoothing of the filter is not high enough to sufficiently suppress the measurement noise.
With F = 61 and N = 3, the filter manages to both adequately suppress the high-frequency
noise, and a the same time retain the underlying behavior of the C-V curve.
Oversampling is a very effective technique for reducing the white-noise floor of the
measurement, but it leaves the measurement sensitive to 1/f noise in the form of low-
frequency drift. 1/f noise places a practical limit on the usefulness of oversampling as a noise
reduction technique, since after a certain point, the increasing amount of accumulated drift
negates the effect of increasing the oversampling ratio. Fortunately, in CBCM the measured
quantity of interest is actually the difference between measurements at two adjacent bias
points. If the bias conditions are swept at a high rate rate (greater than 10 kHz in this
experiment), low-frequency drift does not materially affect the measured differences. As
shown in Fig. 4.7, if oversampling is done at each individual bias point before moving on
to the next bias point, the accumulated drift is substantial enough to distort the measured
capacitance curve. However, if instead only one measurement is taken per bias point, and
then the entire voltage sweep is performed at the same oversampling ratio, a consistently
reproducible C-V curve is extracted.
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Figure 4.7: Avoiding the effects of 1/f noise on oversampling.
This approach to 1/f noise reduction also cancels out the effects of 1/f noise in
the sensing path, including noise contributed from the CMOS switches used to access the
device, as well as noise from the DUT itself. Significant random telegraph noise (RTN) is
present in this 45-nm technology [81], as discussed in Chapter 5, and this low-frequency
noise, caused by trapping and de-trapping of interface charge, is expected to have a direct
impact on the measured gate charge, QG. However, if the charge trapping processes are
much slower than the sweep time between bias points in the C-V measurement, their effect
is canceled out along with all other sources of drift. This technique is superior to up-mixing
techniques, such as the ones used by lock-in amplifiers, as those techniques generally only
address 1/f noise contributed by the measurement circuitry itself. On-chip measurement
integration significantly reduces the interconnect capacitance that needs to be overcome
during each measurement step, allowing relatively fast sampling rates at very small signal
levels, which in turn make the differential cancelation of 1/f noise possible.
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C-V Measurement Precision
In order to estimate the achieved measurement precision, the C-V measurement repro-
ducibility can be considered. When the system operates in C-V mode, ILSB is reduced
to 390.6 pA (NREF = 1024 and IREF = 400 nA), in addition to using the oversampling
and filtering techniques described above. Fig. 4.8 shows the standard deviation from the
mean of a W/L = 1.0 µm/0.11/ µm PMOS transistor C-V measurement across the entire
bias range of interest. The standard deviation is taken across 16 identical measurements
per bias point. The maximum observed standard deviation is 1.05 aF with mean standard
deviation across all bias points of 0.87 aF . This result gives an effective noise floor for
the C-V characterization performed in this work and demonstrates that aF measurement
precision is achieved.

















Figure 4.8: Standard deviation of 16 repeated measurements of CGC across bias; the curve
demonstrates the excellent reproducibility of the capacitance measurement.
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4.3 Measurement Results
4.3.1 Raw C-V/I-V Measurements
Fig. 4.9 and Fig. 4.10 show constellation plots of ID as a function of VGS for |VDS | = 60
mV , and CGC as a function of VGC , respectively. Fifteen different DUT types, spanning the
parameter space of W = [0.2− 1.0] µm and L = [0.04− 0.11] µm, are measured across four
chips, yielding 312 unique measurements per device type. The data contain measurements
of both NMOS and PMOS devices, allowing comparisons to be drawn between the two
device polarities. More importantly, I-V and C-V data are measured for the exact same
device, allowing correlations between these measurements to be observed. This data form
the basis for all MOS parameter extraction and variability analysis presented in this chapter.
(a) L = 0.11 µm (b) L = 0.08 µm (c) L = 0.04 µm
Figure 4.9: PMOS (negative VGS) and NMOS (positive VGS) I-V measurements across four
different test chips.
(a) L = 0.11 µm (b) L = 0.08 µm (c) L = 0.04 µm
Figure 4.10: PMOS (negative VGC) and NMOS (positive VGC) C-V measurements corre-




I-V data are used to extract the linear threshold voltage, VT,lin, using the extrapolation-
in-the-linear-region (ELR) method [82] illustrated in Fig. 4.11. In this method, linear
extrapolation is used to extrapolate ID from the point of maximum GM , where GM is the





The intersection point with the VGS axis is interpreted as the linear threshold voltage,
VT,lin. A smooth GM curve is extracted using Savitzky-Golay filtering. The variability in
both VT,lin and GM at a constant overdrive, VGS − VT,lin, can be studied.







































Figure 4.11: VT,lin extraction from measured ID(VGS) data using the ELR method.
C-V Parameters
C-V data are used to extract variability in the intrinsic gate capacitance, which is expected
to have a strong dependence on the effective gate area of the device. One way to extract
the intrinsic gate capacitance, CGC,int, is to look at the difference between the capacitance
when the channel is inverted and the capacitance when the channel is depleted. While this
definition has some problems associated with neglecting the inner fringe capacitance, as
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discussed in Section 4.3.3 below, it can still be used to observe variation in the intrinsic
dimensions of the device. Additionally, C-V data can be used to extract another variation
of the threshold voltage, which will be denoted as VT,C . VT,C is defined as the inflection
point in the CGC(VGC) curve, which identifies the onset of the formation of an inversion
layer. In order to detect the inflection point, a Savitzky-Golay filter is used to extract the
derivative of CGC with respect of VGC . Fig. 4.12 illustrates the extraction of these C-V
parameters from raw measurement data.















































Figure 4.12: Extraction of CGC,int and VT,C from CGC(VGC) measurement data.
4.3.3 Leff Extraction from C-V Data
When studying device variability, it is crucial to have a good understanding of the effective
area of the device. In particular, the effective channel length, Leff , is of great interest
since it can vary significantly from the drawn length, L, due to overlap between the gate
and the source/drain regions. Numerous methodologies for the extraction of Leff from I-V
measurement data have been proposed [83,84], but their accuracy is limited by the presence
of an unknown and difficult to extract parasitic source-drain resistance, RSD, and changes
in effective mobility as a function of the channel length. More recently, methodologies for
extracting Leff from C-V data have been proposed [85, 86]. These methodologies, while
also presenting some challenges, offer a more robust means of extracting the physical Leff .
The extraction of Leff from C-V data is based on the intrinsic channel capacitance,
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where C ′ox represents the oxide capacitance per unit area, W and L represent the drawn
transistor dimensions, and ∆L represents the total gate overlap with both the source and
the drain of the device. Therefore, if CGC,int can be measured across a number of different
drawn lengths and widths, ∆L, as well as C ′ox, can be extracted.
A split C-V technique [87], such as the one used in this work, where the gate-to-
channel capacitance is measured independently of other gate-referred capacitances (specif-
ically the gate-to-body capacitance), is well-suited for the extraction of CGC,int. In partic-
ular, if the measured capacitance at high gate bias, when the device is in strong inversion
and the inversion channel is fully formed, is subtracted from the measured capacitance at
low bias, when the device is in depletion and the inversion channel is fully suppressed, the
resulting difference yields the intrinsic gate capacitance due to the formation of the inversion
layer, while allowing any extrinsic capacitance due to fringing and gate overlap, as well as
any stray capacitance from coupling between the measurement leads, to be cancelled out.
While such an interpretation is generally valid, it neglects the effect of a portion of
the fringe capacitance between the gate and the source/drain regions in the device known
as the intrinsic fringe capacitance, Cif . When the channel is depleted, fringing electric
field lines between the gate and inner walls of the source/drain junction regions give rise to
Cif , as shown in Fig. 4.13(a). However, when the channel is inverted, the inversion layer
screens this capacitance, leaving only the outer fringe, Cof , and the overlap capacitance, Cov,
portions of the extrinsic gate capacitance (Fig. 4.13(b)). Since the inner fringe capacitance
is proportional to W , its effect cannot easily be decoupled from the effects of ∆L, and
ignoring it leads to an overestimation of the gate overlap, as shown in [85]. In particular,







if )W + Cpar (4.7)
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where C ′ov, C
′
of , and C
′
if are the overlap, outer fringe, and inner fringe capacitance per unit
width, respectively, and Cpar accounts for any parasitic coupling between the measurement
leads.
In contrast, the measured gate-to-channel capacitance when the channel is fully
inverted is given by
CGC,inv =C
′
oxW (L−∆L) + 2(C ′ov + C ′of )W+
2C ′f,STI(L−∆L) + Cpar
(4.8)
where C ′f,STI is a fringing capacitance per unit length due to field lines between the gate
and the inversion layer formed across the STI isolation along the length of the device.





















$ $ $ $ $ $ $ $$ $ $ $
(c)
Figure 4.13: Components of the measured CGC when the device is biased in (a) depletion,
(b) inversion, and (c) accumulation; Cif is shielded in both inversion and accumulation.









(L−∆L)− 2C ′ifW (4.9)
In order to be able to extract ∆L from Eq. 4.9 above, the effect of Cif must be cancelled.
An observation is made that if the device is driven into accumulation (Fig. 4.13(c)), the
layer of minority carriers formed close to the surface screens Cif [86]. This accumulation
layer is electrically isolated from the source and drain and does not add any additional
intrinsic gate-to-channel capacitance. As a result, the measured gate-to-channel capacitance
72





of )W + Cpar (4.10)
Therefore, subtracting Eq. 4.10 from Eq. 4.7 yields an estimate for the inner fringe capac-
itance as a function of device width.










which can be used to extract C ′ox, C
′
f,STI , and ∆L.
While the NMOS DUTs share a body contact with the rest of the chip through the
chip substrate and, therefore, cannot be biased in accumulation, the PMOS DUTs have
isolated N-well potentials which do allow CGC,acc to be measured. A PMOS DUT can be
biased deep in accumulation by setting the gate bias to a high potential and the body bias
to a low potential, and establishing a gate-to-body potential VGB = 1.1 V . Fig. 4.14 shows
an example measurement of CGC for a W/L = 1.0 µm/0.11 µm PMOS device transitioning
from depletion to inversion, as well as biased deep in depletion and deep in accumulation.
The difference between the measured capacitance in depletion and the measured capacitance
in accumulation gives the inner fringe capacitance, Cif , as shown.
The inner fringe capacitance per unit W is assumed to be the same in both NMOS
and PMOS devices, and the extracted average value of the inner fringe capacitance for each
PMOS device size is added to the average measured C∗GC to cancel the effect of Cif and
bring the measurement to the form shown in Eq. 4.11. This data is then used to extract
C ′ox,C
′
f,STI , and ∆L. The values derived for PMOS and NMOS devices are shown in Table
4.1.
Fig. 4.15(a) shows a plot of C∗GC,int as a function of the drawn dimensions, W and L,
and 4.15(b) shows a plot of C∗GC,int as a function of
(





lines representing a fit to Eq. 4.11 based on the parameters shown in Table 4.1. Drawing
a comparison between the two, it is clear that the functional relationship described in Eq.
4.11 explains the measured data better. Due to the effects of poly depletion, C ′ox for PMOS
73
























 = 0.3 V, V
B
 = 1.4 V
V
G
 = 1.4 V, V
B
 = 1.4 V
V
G
 = 1.4 V, V
B








Figure 4.14: Measurement and extraction of Cif for a PMOS device based on C-V data
measured in accumulation.




∆L (µm) 0.010 0.009
C ′f,STI (fF/µm) 0.38 0.38
C ′ox (fF/µm
2) 15.3 14.4
devices is slightly smaller than C ′ox for NMOS devices. The PMOS devices show slightly less
overlap as compared to the NMOS devices, resulting in a comparatively larger Leff . The
STI fringe capacitance per unit area, C ′f,STI , extracted from both sets of measurements is
the same, as would be expected, validating the underlying assumption that Cif is the same
for PMOS and NMOS transistors.
4.3.4 Analysis of Random Variability
All random parameter fluctuations are analyzed by considering the difference in the param-
eter of interest, ∆P , extracted from two matched DUTs in the DUT array. This difference
is given by
∆P = P1 − P2 (4.12)
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(b)
Figure 4.15: C∗GC,int (a) as a function of the drawn dimensions, W and L, and (b) as a
function of
(




(L−∆L), where the solid lines represent the linear fit used
to extract C ′ox,C
′
f,STI , and ∆L.
where P1 and P2 are the extracted parameter values for the two matched DUTs. Such
a pseudo-differential measurement approach cancels out the effects of any systematic pa-
rameter gradients along the columns of the DUT array. Within-die random variation is
assumed to be the same across all measured chips. Gathering measurement data from four
chips results in 156 differential parameter measurements, which is the sample size used in
all random variability analysis presented in this chapter.
While the versatility of the combined C-V/I-V measurement approach makes it pos-
sible to analyze variability in practically any parameter governing the quasi-static transistor
behavior, the analysis presented in this work focuses on variability in the threshold voltage,
VT , the large-signal transconductance, GM , and the intrinsic gate-to-channel capacitance,
CGC,int.
VT Variability
Fig. 4.16 shows a Pelgrom plot [39] of the variability in the linear threshold voltage, VT,lin,
extracted from I-V measurements as described in Section 4.3.2. The standard deviation of






In order to underscore the importance of using the effective rather than the drawn area
of the device, the Pelgrom fit is performed using the effective device area corresponding
to the effective channel length, Leff , but it is plotted versus the drawn area, WL. As
can be seen, what might initially appear as an increase in the Pelgrom slope, AVT , for the
case of minimum-length devices, is in fact accounted for by the decrease in effective gate
area due to ∆L, extracted from C-V measurements, as discussed in Section 4.3.3. This
is just one example of using information from both C-V and I-V measurements to gain a
better understanding of the underlying causes of device variability. As can be expected,
parameter variability is a function of the effective and not the drawn area of the device,
and all variability models should be based on Leff rather than the drawn length, L.
























PMOS: L = 40 nm
PMOS: L = 80 nm
PMOS: L = 110 nm
NMOS: L = 40 nm
NMOS: L = 80 nm
NMOS: L = 110 nm
Figure 4.16: Pelgrom plot of σ∆VT,lin for both NMOS and PMOS devices; using effective
rather than drawn area results in a better fit to the measured data (solid lines).
The NMOS devices exhibit a Pelgrom slope of 4.10 mV/µm, while the PMOS devices
have a smaller slope of 3.15 mV/µm. This can be traced to issues related to the fabrication
of the source/drain extensions of the device, where the annealing process has been shown to
result in a comparative increase in NMOS dopant atom fluctuations due to defect migration
[57]. For completeness, it should be noted that Eq. 4.13 accounts only for variations in the
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threshold voltage due to RDF, and does not account variations due to fluctuations in W
or L. This approximation is used because simple expressions for the dependance of VT,lin
on W and L are not readily available, and in general, these dependancies are expected to
be relatively weak compared to the effects of RDF. If a more accurate model accounting
for these variations is required, it can be derived using the treatment described in [40],
where partial derivatives accounting for the sensitivity of VT,lin to changes in W and L are
numerically extracted from the BSIM device models, and used to propagate the variance in
W and L to partially account for some of the variability in VT,lin.
Another version of the threshold voltage, VT,C , can be extracted from C-V mea-
surement data, as described in Section 4.3.2. In order to validate the combined C-V/I-V
methodology, the correlation between ∆VT,C and ∆VT,lin can be examined. Fig. 4.17 shows
correlation plots of the two parameters across the entire measurement sample set (156 de-
vice pairs per type for 15 different device types). The extracted correlation coefficients for
NMOS and PMOS devices are ρN = 0.67 and ρP = 0.63, showing a reasonable correlation
between the two measured parameters. Differences in ∆VT,C and ∆VT,lin can be accounted
for by the different definitions of the threshold voltage parameter, as well as the body effect
observed during C-V measurements, where the channel-to-body voltage, VCB is effectively
swept along with the gate-to-channel voltage, VGC .
GM Variability





(VGS − VT,lin)VDS , (4.14)
where k is the product of the effective channel mobility, µeff , and oxide capacitance per








To study the relative variability in ∆GMGM , the effects of the variance of W , Leff , and
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Figure 4.17: Correlation plots between VT,C and VT,lin for (a) NMOS and (b) PMOS devices;
correlation coefficients of ρN = 0.67 and ρP = 0.63, respectively, demonstrate the close
relationship between measured variability in the C-V and I-V characteristics of devices
across the entire sample set.

























































Table 4.2: Extracted Values of A∆L, A∆W , and A∆k/k from Eq. 4.21
Parameter NMOS PMOS
A∆L (µm
3/2) 0.4× 10−3 0.5× 10−3
CI [0− 1.1]× 10−3 [0.3− 0.8]× 10−3
A∆W (µm
3/2) 2.0× 10−3 0.6× 10−3
CI [1.1− 2.9]× 10−3 [0− 2.1]× 10−3
A∆k/k (µm) 8.2× 10−3 6.8× 10−3
CI [7.1− 9.3]× 10−3 [6.1− 7.5]× 10−3
Fig. 4.18 shows a Pelgrom plot of the measured standard deviation of the relative
transconductance, σ2∆GM/GM , for both NMOS and PMOS devices across the span of W
and Leff . Solid lines represent a fit to Eq. 4.21, and the extracted parameters along with
their 95% confidence intervals are listed in Table 4.2. While the variability in k accounts
for most of the GM variability in either device type, values for A∆L and A∆W are also
extracted. Extracting values for these two parameters is important, as it gives an indication
of the amount of line-edge roughness (LER) present in the technology. However, due to the
dominance of the A∆k/k term, the uncertainty in determining the LER parameters is too
large.
It is interesting to note that the A∆k/k term for PMOS transistors, and consequently,
the overall σ∆GM/GM , is less than that for NMOS transistors in this technology, even as
the higher µeff and slightly higher C
′
ox of the NMOS transistors result in a higher value
for k and should tend to decrease σ∆k/k. If it is assumed that variations in µeff dominate
variations in k, then the data presented in Fig. 4.18 indicates that the mobility in the PMOS
channel is better controlled. This could be related to the fact that different strain techniques
are used to boost the mobility in the NMOS and PMOS channels, as mentioned in Chpater
2, and would indicate that compressive strain, used in PMOS devices, is better controlled
than tensile stress, used in NMOS devices. Additionally, Coulomb scattering is expected to
give rise to more µeff variability in NMOS devices as compared to PMOS devices due to
the comparatively larger RDF, as observed in the analysis of ∆VT,lin variations.
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Figure 4.18: Pelgrom plot of σ∆GM/GM against the inverse square root of effective device
area, 1/
√
WLeff ; solid lines represent a fit to Eq. 4.21.
CGC Variability
Similarly to the treatment of the variability in GM described above, propagation of variance
can be used to gain a better understanding of the causes of variability in the intrinsic gate-
to-channel capacitance, CGC,int. In order to be able to compare data from both NMOS and
PMOS measurements, the measurements of the intrinsic gate-to-channel capacitance are
done by subtracting the capacitance in depletion from the capacitance in strong inversion,
as described by Eq. 4.9. However, for simplicity, the form
CGC,int ≈ C ′oxWLeff (4.22)
will be used, where W and Leff represent the effective dimensions of the device, and C
′
ox
represents the oxide capacitance per unit area, as extracted in Section 4.3.3. Applying
























and σ2∆L and σ
2
∆W are given by Eq. 4.17 and Eq. 4.18, respectively. Plugging in Eq. 4.22,
Eq. 4.24, Eq. 4.17, and Eq. 4.18 into Eq. 4.23, the expression
σ2∆CGC,int
C ′2ox






It should be noted that this expression allows the extraction of the LER parameters A∆L





All of these parameters are also present in the treatment of σ∆GM/GM discussed above.
The ability to extract and compare variability in physical device parameters from both C-V
and I-V data is uniquely enabled by the combined C-V/I-V characterization methodology
described in this work.
In the process of fitting the measured CGC,int variability data to the model shown in
Eq. 4.25, it is found that the σ2∆C′ox/C′ox
term does not contribute at a statistically significant
level and can be ignored in the case of both NMOS and PMOS data analysis. This result
points to the fact that the major source of variation in gate-to-channel capacitance matching
is not traced back to variations in C ′ox, but to variations in the effective dimensions of the
device instead. Such a conclusion is logical, as the variations studied are very localized due
to the proximity of the matched DUTs, and the gate oxide film is not expected to vary
significantly over a small distance. Unlike the case of σ∆GM/GM , where variations in the
parameter k account for most of the measured variability, in the case of σ∆CGC,int essentially
all of the variability comes from σ∆L and σ∆W . Consequently, analyzing σ∆CGC,int proves




plotted agains the effective device area,
√





∆WLeff . The former is equivalent to a classical Pelgrom treatment
of σ∆CGC,int/CGC,int modeled as proportional to
1√
WLeff
; such an interpretation of the mea-
sured variability in CGC,int across geometry is presented in [72], but even there the data
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Table 4.3: Extracted Values of A∆L and A∆W from Eq. 4.25
Parameter NMOS PMOS
A∆L (µm
3/2) 0.6× 10−3 0.6× 10−3
CI [0.5− 0.7]× 10−3 [0.5− 0.7]× 10−3
A∆W (µm
3/2) 1.1× 10−3 1.3× 10−3
CI [0.8− 1.5]× 10−3 [0.9− 1.8]× 10−3
reported fails to give an accurate fit to the basic Pelgrom expression. On the other hand,
a much better alignment between data from minimum-length devices and the rest of the
DUT parameter space is seen in Fig. 4.19(b), where only the perimeter effects due to LER
are considered.
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(a) as a function of
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as dependent on the device perimeter rather then the device area aligns
minimum-length device data (filled squares) with the rest of the measurements; dashed lines
indicate the C-V measurement noise floor, conservatively defined as twice the maximum
measured error in Fig. 4.8.
The extracted data are fairly noisy, as the standard deviations measured are close
to the overall measurement precision, marked with dashed lines in Fig. 4.19. However, due
to the large number of points, A∆L and A∆W can be extracted fairly precisely, as shown in
Table 4.3. A comparison between the values in Table 4.3 and Table 4.2 shows that the LER
parameters extracted using the CGC,int variability data fall within the confidence interval
of those extracted using the GM variability data, but offer much higher precision. It is
interesting to note that Leff is controlled about twice as well as W , pointing to the fact
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that in general more care and resources are put into controlling the length of the device.
This is logical, as variations in Leff have a higher impact on overall device performance,




is insensitive to σ2∆C′ox/C′ox
implies that variations in µeff are the primary
source of variation in ∆kk , as stipulated in the discussion of variation in GM . Once again,
this type of analysis underscores the benefit of being able to confidently cross-reference
results based on both C-V and I-V characterization of the device, and demonstrates the
utility of the combined C-V/I-V variability characterization approach.
4.3.5 Analysis of Systematic Variability
Another aspect of device variability, which can be studied using the proposed combined
C-V/I-V characterization methodology, is systematic variability across the die. Up to this
point, all analysis is based on modeling the matching of parameters, as described by Eq.
4.12, canceling out the effects of systematic variability in order to focus on random variabil-
ity instead. However, systematic variability can also be studied, by extracting parameter
gradients across the die. Such gradients are not random in nature, and do not scale with
the area or the perimeter of the device; instead, they can be traced to a deterministic source
which affects all devices in a similar manner independent of their geometry, as discussed in
Chapter 2.
In order to examine parameter gradients across the DUT array, each parameter of
interest is measured, and then measurements along a column of the chip are normalized
according to
P n =
P − µ(P )
σ(P )
(4.28)
where P is a vector of extracted parameter values along the height of the column, µ(P ) is its
mean value, σ(P ) is its standard deviation, and P n is the resulting normalized parameter
vector. Using this type of normalization enables the study of gradient vectors along a DUT
array consisting of different types of DUTs.
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Heat maps for extracted normalized gradients of CGC,int across the DUT array for
both NMOS and PMOS devices are shown in Fig. 4.20(a) and Fig. 4.20(b), respectively.
A well-defined gradient is observed, which points to a systematic source of variation in
the intrinsic gate-to-source capacitance. This source of variation appears to be common to
both NMOS and PMOS devices, as indicated by a correlation coefficient between the two
measurements of ρ = 0.91.
If gradients in the normalized large-signal transconductance, GM , are considered,
similar patterns emerge, as seen in Fig. 4.20(c) and Fig. 4.20(d). Interestingly, the gradients
in Fig. 4.20(a) and Fig. 4.20(c), and those in Fig. 4.20(b) and Fig. 4.20(d), exhibit strong
negative correlation, with correlation coefficients of ρ = −0.66 and ρ = −0.82 in the case of
PMOS and NMOS measurements, respectively.
When considering the functional form of CGC,int shown in Eq. 4.6 and that of GM
shown in Eq. 4.15, it is clear that the only inverse correspondence between the two is
through the device length variable, L. Therefore, by leveraging the combined C-V/I-V
characterization approach, the source of the negatively-correlated systematic variation in
the two parameters is identified as a systematic variation in the length of the device, L.
Since similar gradients are present in all measured dice, this systematic error can be traced
to a lithographical or mask-alignment issue. Systematic variations of device length across
the reticle are also reported in [22]. It should be noted that the gradients presented in Fig.
4.20(a) and Fig. 4.20(b) are much smoother than those in Fig. 4.20(c) and Fig. 4.20(d),
due to the fact that the latter set of measurements is obscured by a relatively high variation
in µeff on top of the underlying systematic length variation. This once again demonstrates
the benefit of studying variation in the gate-to-channel capacitance, as it gives a much
cleaner representation of variations in the intrinsic device geometry.
4.4 Conclusion
Measurement techniques for accurate I-V and C-V device variability characterization using
the combined C-V/I-V on-chip characterization system discussed in Chapter 3 have been
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Figure 4.20: Normalized gradients across the die for (a) NMOS and (b) PMOS CGC,int, and
(c) NMOS and (d) PMOS GM .
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demonstrated. A four-point Kelvin I-V measurement technique is shown to overcome is-
sues related to parasitic on-chip resistance, and a CBCM C-V characterization technique
is shown to be insensitive to leakage and parasitic capacitance. With the help of over-
sampling, filtering, and noise cancellation, atto-Farad resolution C-V characterization of
circuit-representative devices in large sample sets is achieved. In order to demonstrate the
utility of the proposed combined C-V/I-V characterization approach, random variability
in VT , GM , and CGC,int is studied, with an emphasis on using information from both sets
of electrical measurements to extract underlying physical causes of device variability. C-V
characterization is shown to be particularly suitable for extracting parameters related to the
effective area of the device, such as Leff , and variability in effective device dimensions due
to LER. In the case of systematic gradients across the chip, C-V/I-V correlation is used to
identify a variation in L as the major contributing factor. While quasi-static C-V/I-V data
can be used to study a much larger array of electrical parameter variations by using more
sophisticated device models and measurements in different regions of operation, the anal-







In addition to characterizing quasi-static device variability, as discussed in Chapter 4, the
on-chip characterization system described in Chapter 3 can also be used for time-domain
characterization of random telegraph noise (RTN). This chapter begins with an overview
of RTN. The study of this phenomenon is put in a brief historical context and the basic
mechanisms behind RTN is small-area devices are discussed. A direct on-chip RTN char-
acterization approach is introduced, and a methodology for extraction of RTN parameters
from measured time domain data is developed. Based on the acquired data, a statistical
model for the prediction of overall drain current fluctuations due to RTN is established.
5.2 Overview of RTN in Semiconductors
Random telegraph noise is a low-frequency noise phenomenon in semiconductor devices,
which in the context of MOS transistor operation manifests itself as sudden discrete random
jumps in the drain current amplitude, as shown in the example measured waveform in Fig.
5.1. RTN has been an issue of growing concern in modern-day CMOS technology nodes,
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especially as minimum channel length scales down to 45-nm and below [18, 89–92]. Much
effort has been directed towards the characterization and statistical modeling of RTN.
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Figure 5.1: An example of a measured two-level RTN waveform along with an illustration
of the underlying carrier trapping process.
5.2.1 Historical Perspective
Random telegraph noise (also referred to as burst or popcorn noise) has long been a studied
low-frequency noise phenomenon in semiconductor devices. It has been observed in work
dating all the way back to the early days of semiconductor development, with RTN signals
identified as a source of low-frequency noise and instability in reverse-biased p-n junctions
[93–95]. With regards to gated MOS device structures, some of the earliest efforts towards
measurement and characterization of random telegraph noise date back to 1969 and the work
of Hsu, et. al. [96]. A relationship between random telegraph noise, and a more common
form of low-frequency noise known as 1/f , or pink, noise has been suggested [19,97], where
the source of 1/f noise is identified as a superposition of a large number of RTN signals
with varying amplitudes and capture/emission time constants.
In recent years, RTN has gradually emerged as a major source of concern in advanced
CMOS technology nodes. Analog functionality is generally more sensitive to device noise,
and RTN has been identified as a limiting factor in the design of small-area analog ampli-
fiers, such as those used in CMOS imagers [98,99]. However, as minimum device dimensions
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shrink, RTN is becoming an issue in digital circuit design as well. Traditionally, floating
gate flash memory devices are particularly sensitive to RTN due to their reliance on charge
trapping as a mechanism for data storage [17, 91, 100, 101]; as is discussed below, RTN is
associated with trapping and de-trapping of charges at the channel/oxide interface. How-
ever, more recently, RTN has also been identified as a potential source of failure in SRAM
circuits [89,102,103], as well as a contributor to delay variation in logic circuits [104]. This
trend is only expected to worsen with scaling of the device area, making the measurement,
characterization, and statistical modeling of random telegraph noise a popular research
subject in recent years.
5.2.2 Source of RTN: Mobility vs. Carrier Density Modulation
The prevalent view in the literature is that RTN in MOS transistors is induced by the
random trapping and de-trapping of charges in potential traps near the channel/oxide in-
terface [49, 91, 97, 105]. However, the effect of trapped charges at the Si/SiO2 interface on
charge transport through the channel is not necessarily agreed upon. In particular, the ob-
served discrete fluctuations in the drain current, ID, are ascribed to modulation of either the
number of carriers in the channel [106], the the mobility of the carriers in the channel [107],
or both [108]. In the number-of-carriers interpretation, a single trapped charge is thought to
randomly modulate the effective interface charge density of the transistor, causing discrete
shifts in the flatband/threshold voltage of the device, which in turn give rise to the discrete
random fluctuations observed in the drain current. At the same time, any fixed charge close
to the channel can also be expected to have an effect on carrier mobility through Coulomb
scattering, which gives a mechanism for the modulation of mobility as a source of RTN.
Clearly, both interpretations are likely to be true, especially since one does not preclude
the other. However, measurements performed in this work tend to point towards a fluctu-
ation in the number of carriers in the channel as the dominant mechanism giving rise to
random telegraph noise. This is an important point that will be examined in more detail
in Section 5.3 and in Section 5.4, as it refers to evidence gathered from measurements of
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both NMOS and PMOS devices, and the implications that it carriers with regards to the
statistical modeling of RTN.
5.2.3 Multi-level RTN
While the RTN signal shown in Fig. 5.1 is due to a single trapped charge, in the more
general case, RTN can be caused by the superposition of two or more active traps in the
same device [81,105,109]. Conceptually, multi-trap RTN can be interpreted as the transition
point between random telegraph noise and 1/f noise, as discussed above. An example of
an RTN signal due to a three-trap system is shown in Fig. 5.2. Since the effects of each
individual trap can be considered to be additive [105], predicting the overall impact of RTN
on device performance is as much dependent on an accurate model of the number of traps
per device as it is on the prediction of single-trap amplitudes. Therefore, developing a
methodology to extract the number of traps from measured RTN waveforms is vital to the
development of a robust statistical model predicting the overall drain current amplitude
fluctuations due to RTN.











Figure 5.2: An example of a measured multi-level RTN waveform due to the superposition
of the effects of three individual traps.
5.2.4 Scaling Trends
The effect of RTN is expected to increase with decreasing device size [105], similarly to other
sources of device variability, such as threshold voltage variability due to random dopant
fluctuations (RDF). However, in comparison to RDF, RTN amplitude is known to have a
stronger dependence on device size [103], and is thus expected to increase proportionally
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faster. More importantly, unlike the normally distributed RDF, overall RTN amplitude
distributions have been shown to exhibit long tails, which could make it a major source of
failure in high-density designs, such as SRAM blocks, at 22-nm and below [89]. All of these
facts point towards the need for a better understanding of the statistical behavior of RTN,
especially as it relates to device area and scaling. Uncovering the functional dependance of
the overall RTN amplitude on the width, W , and length, L, of the device, is of particular
interest.
5.3 Measurement and Characterization of RTN
5.3.1 Measurement Approach
The measurement approaches to RTN characterization used throughout the literature can
be divided into two categories: direct measurements and stress-based measurements.
Direct measurement
One of the main obstacles in direct characterization of RTN comes from the necessity to
measure small currents at high sampling rates. The need for low current measurements
comes from the fact that RTN needs to be characterized in small-area devices, where its
impact is expected to be most noticeable. These devices tend to be narrow, and have
comparatively low current drives. Additionally, it is desirable that the device-under-test
(DUT) is biased in the linear region of operation, where it tends to exhibit current-driving












Eq. 5.1 provides a straightforward methodology for extracting ∆Vth variations from mea-
sured ∆ID variations, as needed to model RTN as the result of modulation of the number
of carriers in the channel. The linear region of operation is also preferred, because of di-
minished short-channel effects, which can otherwise make data difficult to interpret across
geometry, especially as devices span different channel lengths.
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At the same time, RTN trap events can have short characteristic capture and emis-
sion times, which means that the measurement sampling speeds should be fast enough to be
able to accurately observe these events. In normal testing conditions, achieving the desired
sampling rates of at least 50-100 kHz at the required resolution of a few nA can be rather
challenging and usually requires direct probing [109]. Direct probing substantially reduces
the amount of DUTs available for characterization, which makes the extraction of accurate
statistical data very difficult.
The on-chip I-V characterization system described in Chapter 3 is ideally suited for
high-frequency, high-resolution time-domain measurement of RTN. Integrating the mea-
surement circuitry on the same die as the transistor DUT array drastically reduces inter-
connect capacitance and enables fast sampling rates for low-amplitude signals, even in the
presence of non-negligible resistance through the on-chip switching matrix. Additionally,
the high-density DUT array offers access to a number of configurations of small-area MOS
transistors, with different transistor polarities, threshold voltages, and relative dimensions.
The DUTs are organized in large sample sets, enabling the analysis of the statistics of RTN
across a wide parameter space.
Stress-based measurement
In addition to the direct measurement approach used in this work, stress-based techniques
for the characterization of RTN have also been proposed [18, 97, 110]. Electrical stress
RTN measurements are akin to bias-temperature instability (BTI) measurements, and in
fact, a close relationship between BTI and RTN has recently been established [18]. BTI
effects, associated with wearing out the device over time, are traced to defects induced at
the channel/oxide interface similar to those giving rise to RTN, and also lead to a similar
deterioration of the threshold voltage.
The general idea behind stress-based RTN characterization is that electrically stress-
ing the device by applying a large gate bias, sometimes as high as two times the nominal
VDD supply voltage, causes interface traps to be filled with high probability. As the device
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is put back in nominal bias conditions, a drain current relaxation curve due to charges
gradually leaving the interface traps is observed. If the device indeed exhibits RTN, the
relaxation curve is composed of discrete jumps, rather than a smooth decay [18], each jump
signifying the emptying of a single potential trap. While stress-based techniques could have
a number of potential benefits, such as decreasing the monitoring time needed to observe
a trap or allowing a more seamless extraction of individual trap amplitudes, they have
the added disadvantage of putting the device in an unnatural state. Stressing the device
could potentially lead to an overestimation of the effects of RTN by detecting traps which
would normally never be occupied in normal operating conditions, or even inducing new
traps as a result of hot carrier effects. Therefore, the work presented here focuses on the
direct measurement approach, and stress-based methods are only discussed for the sake of
completeness.
5.3.2 Measurement Setup
In order to ensure optimal performance, the on-chip characterization system has to be con-
figured to measure low current signals with high dynamic range and at the best timing
resolution possible. The ILSB of the current-mode ADC is configured to 2.44 nA by setting
the sampling time, NREF , to 4096 clock cycles, and the reference current, IREF , to 10 µA.
At a 12-bit resolution, the maximum current that can be measured is 10 µA, which is suffi-
cient considering the bias range and DUT dimensions of interest. The ADC is operated in
asynchronous mode, with each new conversion cycle beginning as soon as the previous cycle
has been completed, thus ensuring optimal timing resolution. As a result, the sampling
speed of the ADC varies as a function of signal strength, as illustrated in Fig. 5.3. For the
signal levels and resolution considered here, sampling speeds vary between 125 kHz and
75 kHz. Since the time-domain behavior of RTN is also of interest, the ADC sampling
frequency is recorded along with the data to enable accurate time- and frequency-domain
representation of the sampled waveforms. In order to prevent sampling frequency fluctua-
tions as a result of signal amplitude fluctuations due to RTN, the measurement frequency
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is allowed to change only between bias points.































W/L = 200/40 nm, HVT
W/L = 600/40 nm, RVT
Figure 5.3: Varying sampling frequency due to signal-level-optimized ADC operation -
sampling frequencies for a high-current and a low-current NMOS DUT are plotted versus
VGS bias; red crosses mark sampling rates at the RTN measurement bias points.
The gate-to-source bias range, VGS , covered by the RTN measurements consists of
five equally-spaced bias points, starting at 0.63 V and ending at 0.80 V , with a drain-to-
source potential, VDS , set to 50 mV . This bias range is chosen so that the device operates
in the linear region and in strong inversion, where Eq. 5.1 gives a reasonable small-signal
approximation for the relationship between ID and Vth.
The sample size at each bias point is 221 sample points, which results in a mea-
surement duration between 17 and 28 seconds per bias point. While RTN traps can have
characteristic capture and emission times of up to a few hours or more [105], characterizing
a large number of devices at such long time intervals for a number of bias points and across
a number of different geometries is impractical. In addition, when a subset of the data
is sampled at intervals up to four times longer appreciable differences in the final results
are not observed, implying that the vast majority of traps present in the population are
detectable using the shorter sampling interval.
The measurement DUT sample set consists of an orthogonal set of minimum-length
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devices (L = 40 nm, W = 200, 400, 600 nm) and minimum-width devices (W = 200 nm,
L = 40, 80, 110 nm), enabling the study of RTN properties as a function of device geometry.
Both NMOS and PMOS devices are measured, where the bias for the two device polarities
is set such that VGSNMOS = VSGPMOS and VDSNMOS = VSDPMOS . The DUTs are organized
in statistical sets of 78 devices per chip, and a total of four chips are measured for an overall
statistical sample set of 312 DUT per DUT type. The size of the sample set is sufficiently
large to enable observing statistics at the 95-percentile level.
5.3.3 Parameter extraction
Due to the high volume and random nature of the measured data, a fully-automated analysis
methodology has to be developed to extract RTN parameters from ID(t) measurements. In
particular, the quantities of interest that need to be extracted are the number of observed
traps, NT , and the RTN amplitude associated with individual traps. Since RTN is modeled
as a ∆Vth effect, and a technique to map ∆ID fluctuations to ∆Vth fluctuations is also
discussed. Finally, a hidden Markov model (HMM) is used to extract time-domain RTN
behavior in order to identify different types of traps present in the DUT population.
Time Lag Plot
A time lag plot (TLP), also known as a lag scatter plot, is a tool for analyzing autocor-
relation in time-series data, which can be used as a tool for analyzing time-domain RTN
measurements [109]. TLPs are constructed by plotting data sampled at the ith time inter-
val, ti, versus data sampled at i
th + 1 time interval, ti+1. As the ID(t) waveform lingers at
different RTN levels, the measured data at ti and ti+1 is similar, and RTN levels appear
as data clusters along the ID(ti) = ID(ti+1) diagonal of the TLP. This approach, however,
has been impractical for analyzing large amounts of RTN data because of the lack of an
unambiguous way to identify RTN levels, particularly in the presence of white and 1/f noise
in the measured data.














































































Figure 5.4: Comparison between (a) standard and (b) enhanced TLP for a single-trap RTN
signal; the enhanced TLP diagonal along with detected RTN levels is shown in (c).
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Figure 5.5: Comparison between (a) standard and (b) enhanced TLP for a triple-trap RTN
signal; the enhanced TLP diagonal along with detected RTN levels is shown in (c).
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Figure 5.6: Comparison between (a) standard and (b) enhanced TLP for another triple-trap
RTN signal; the enhanced TLP diagonal along with detected RTN levels is shown in (c); it
should be noted that while only five RNT levels are detected, this is enough evidence for
the presence of three RTN traps
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is developed. The new approach aims to automate detection of individual RTN levels
even in the presence of additional noise, making the analysis of large statistical data sets
feasible. In this case, we record the frequency with which each point of the TLP is occupied,
transforming the TLP into a two-dimensional histogram of ID(ti) vs ID(ti+1) with a bin
size equal to one ILSB. A comparison between using a standard and an enhanced TLP is
shown in Fig. 5.4, Fig. 5.5, and Fig. 5.6, where three different RTN signals are analyzed.
Analyzing the frequency with which a data point from the lag scatter plot is occupied makes
the detection of distinct RTN levels possible even in cases where the amount of noise present
makes the standard TLP approach impractical. These enhanced TLPs make possible the
extraction of the number of traps as well as the trap amplitudes from RTN waveforms.
Extraction of Number of Traps, NT
The first step in the extraction of the number of active traps in a device, NT , is the detection
of the number of distinct RTN levels present in the measured signal. For this purpose, the
focus is shifted to the diagonal of the enhanced TLP, shown in Fig. 5.4(c), Fig. 5.5(c),
and Fig. 5.6(c). Similarly to the approach described in [109], RTN levels are identified
along the line ID(ti) = ID(ti+1). However, the diagonal of the enhanced TLP also gives
information about the frequency, with which each point is occupied, and the number of local
maxima extracted along the enhanced TLP diagonal represents the number of detected RTN
levels, NL. Local maxima are generally well-defined, due to the large number of samples
in each RTN waveform, and can be easily extracted using a threshold-based peak detection
algorithm.
In order to extract the number of RTN traps present, the following relationship is
used [109]:
NT = ceil(log2(NL)) (5.2)
where ceil(x) represents the ceiling function, which rounds up x to the nearest integer value.
Eq. 5.2 is based on the assumption that the effects of multiple traps are additive, so that
the superposition of two traps results in four RTN levels and the superposition of three
97
traps results in eight RTN levels, and so on. The ceil(x) function is used to get around the
fact that not all combinations of RTN trap occupancy may be present in a measured RTN
waveform.
It should be noted that if the RTN signal is considered to be represented by a mixture
of Gaussians with different means, where each Gaussian represents a noisy RTN level, then
a histogram of the RTN signal should give similar information to that acquired using the
diagonal of the enhanced TLP, while at the same time being more computationally efficient
to extract. This is certainly the case, as can be seen in Fig. 5.7, where the enhanced TLP
diagonal and the histogram of the three-trap signal from Fig. 5.5 are plotted together for
comparison. While the two curves carry essentially the same information, the enhanced TLP
diagonal shows a sharper separation between the individual peaks, and unlike the simple
histogram, allows all of the different RTN levels to be extracted accurately. Intuitively, this
is due to the fact that the diagonal of the enhanced TLP represents a histogram of the points
where the RTN signal lingered for two consecutive time steps, and as such, is expected filter
out some of the noise present in the RTN signal. In fact, a more computationally efficient
extraction of the TLP diagonal by constructing a histogram of the points occupied by the
RTN signal for two consecutive time steps can be performed. This approach offers a good
balance between accuracy and computational efficiency, which can be a concern when a
large volume of data is processed.
Extraction of Single-Trap Amplitude, ∆ID
The first step in extracting single-trap RTN amplitudes from measured data is to extract
the changes in the measured current, ∆ID, due to a single trap. The most straight-forward
approach is to extract ∆ID from RTN measurements where only a single trap has been
observed, as suggested in [105]. Since the two peaks in the TLP diagonal represent the two
RTN levels in a single-trap RTN waveform, the distance between the two peaks gives ∆ID,
as shown in Fig. 5.8. Therefore, the diagonal of the enhanced TLP can be leveraged not
only in the detection of the number of traps, but also in the extraction of individual trap
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Figure 5.7: Comparison between the diagonal of the enhanced TLP and a histogram of the
RTN waveform; both curves carry essentially the same information, but the diagonal of the
enhanced TLP shows a better peak separation, making level detection more accurate.
amplitudes from noisy RTN measurements.
One concern about the approach described above is that it limits the number of
extracted single-trap amplitudes to measurements based only on single-trap RTN signals.
This can be problematic, especially if single-trap waveforms are rare in the studied popu-
lation. In order to extract a larger number of single-trap amplitudes, the enhanced TLP
diagonal can be used to extract multiple ∆ID measurements from multi-trap RTN wave-
forms. In particular, since the effects of individual RTN traps are assumed to be additive
and are modeled as such, multi-trap RTN signals are considered to be the superposition of
multiple single-trap RTN signals. Since each trap has its own characteristic capture and
emission times, presumably independent of any other traps in the same device, RTN levels
due to different traps can be distinguished. The relative heights of the peaks in the diagonal
of the enhanced TLP give an indication of the relative frequency, with which each trap is
occupied. Therefore, the distance between the two highest peaks indicates the amplitude,
∆ID,1, associated with the dominant RTN trap; the distance between the highest peak
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Figure 5.8: Extraction of ∆ID from the distance between peaks in the enhanced TLP
diagonal is shown in (a); the corresponding measured RTN waveform is shown in (b)
and the third highest peak indicates the amplitude, ∆ID,2, of the second dominant trap
measured while the device is in its preferred state with regards to the first dominant trap.
This concept is illustrated in the case of a two-trap RTN signal in Fig. 5.9. However,
it applies to any multi-trap RTN waveform. While extending the same logic in an attempt to
extract more than two single-trap amplitudes from multi-trap signals becomes challenging,
the increase in the number of samples gathered by just extracting two individual RTN
amplitudes from each multi-trap RTN waveform is sufficient for the purposes of studying
the statistics of individual trap amplitudes.
Extraction of ∆Vth from ∆ID
In order to develop a robust statistical model for RTN, it is important to have an un-
derstanding of the dominant mechanism that governs the modulation of the drain cur-
rent. As discussed in Section 5.2, two potential mechanisms have been proposed – effective
mobility fluctuation and number of carrier fluctuation inducing a modulation of the flat-
band/threshold voltage. If Eq. 5.1 is considered, then fluctuations in the mobility, µ, and
the threshold voltage, Vth, are expected to have different effects on the drain current, ID,
as the gate-to-source voltage, VGS , is swept.
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Figure 5.9: Extraction of two independent ∆ID measurements from a single two-trap RTN
waveform; measurements along the TLP diagonal are shown in (a) and the corresponding
measured RTN waveform is shown in (b).












which would scale linearly with increasing VGS . In order to avoid any potential secondary







Therefore, if it is assumed that the relative change in mobility due to a trapped charge
remains constant throughout the measured bias range, then the measured quantity ∆IDID
should remain constant as well.
On the other hand, if the random telegraph noise is better described by a fluctuation








Once again, assuming that the channel mobility, µ, remains relatively constant throughout
the bias range of interest, ∆ID should also remain constant for a constant ∆Vth.
In order to avoid any issues associated with IR drops across the DUT array, and
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Figure 5.10: GM extracted from a sweep of ID vs VGS for VDS = 50 mV ; red crosses mark
GM values at the bias points where RTN measurements are taken.













GM can be measured directly by performing an I-V sweep of ID as a function of
VGS for a VDS nominally set to 50 mV , and the values of GM at the bias points where the
RTN measurements are performed can be extracted as shown in Fig. 5.10. Any variations
of VDS and µ as a function of VGS cancel out in the extraction of Vth using Eq. 5.6, as they
affect the measured GM and the measured ∆ID in the same way. Therefore, if the cause of
RTN is purely a modulation in the number of carriers, then the extracted values for ∆Vth
using Eq. 5.6 should remain constant across VGS .
Fig. 5.11 shows ∆IDID and ∆Vth extracted from the same set of representative single-
trap NMOS and PMOS RTN signals as a function of VGS and VSG, respectively; all of
the plotted quantities are normalized with respect to their average values across the mea-
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surement bias range in order to facilitate easy comparison. A dependance on VGS/VSG is
observed in either case, which indicates that RTN fluctuations cannot be perfectly modeled
by either a fluctuation in the mobility, ∆µ, or a fluctuation in the threshold voltage, ∆Vth.
However, modeling the RTN amplitude as a ∆Vth effect results in considerably less vari-
ation across the bias range, which implies that the modulation of carriers in the channel
accounts for most of the observed ∆ID fluctuations, and the mobility modulation due to
Coulomb scattering as a result of trapped carriers at the Si/SiO2 interface can be consid-
ered a secondary effect. Consequently, from this point on, RTN is analyzed and modeled as
a modulation of the threshold voltage, mainly in an attempt to facilitate data analysis and
interpretation, as decoupling the individual contributions of ∆µ and ∆Vth to ∆ID is diffi-
cult. It should be noted that this is the approach taken in most of the literature, especially
in cases where measurement data is presented and analyzed [91,100,105].





















































Figure 5.11: Plots of the amplitude of a single-trap RTN waveform interpreted as ∆Vth and
∆ID
ID
for representative NMOS and PMOS devices as a function of VGS and VSG, respectively;
the extracted parameters are normalized with respect to their mean values across the bias
range for easier comparison.
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Extraction of Characteristic Capture and Emission Times, τc and τe
While the enhanced TLP enables the characterization of the overall magnitude of an RTN
waveform, it gives little information regarding the time-domain characteristics of the signal.
The relative frequencies associated with peak heights in the TLP diagonal give an indication
of the relative occupancy of each RTN state. However, in order to extract the actual
characteristic capture and emission times associated with RTN traps, a different approach
is needed. While the the superimposed noise in measured RTN waveforms makes direct
time-domain analysis difficult, hidden Markov models (HMMs) [111] can be used to extract
idealized RTN waveforms that can then be analyzed with regards to their time-domain
characteristics.
HMMs have recently been widely adopted in the study and modeling of RTN in MOS
devices [104,112–114]. A single-trap RTN waveform can be modeled as a two-state Markov
chain, where the two states are obscured by superimposed Gaussian noise. As a result,
a wide range of readily available tools for the study of HMMs can be applied to analyze
the measured RTN signals. In particular, the Baum-Welch algorithm [115] can be used
to estimate the parameters of the hidden Markov chain using a log-likelihood estimation-
maximization (EM) approach, and the Viterbi algorithm [116] can be used to extract the
most likely path based on the measured data and extracted HMM parameters.
An example of noisy measured RTN data and the corresponding extracted ideal
HMM waveform are shown in Fig. 5.12. The ideal waveform can be used to extract the
probability distributions of capture and emission times, which are expected to be exponen-







The characteristic RTN capture and emission times, τc and τe, respectively, can be extracted
by fitting Eq. 5.8 to the measured PDFs, as shown in Fig. 5.13.
Fig. 5.14 shows plots of τc and τe across bias for an NMOS and a PMOS single-trap
RTN waveform. In both cases, a bistable trap, generally considered rare [97], is observed.
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Figure 5.12: Measured RTN data and extracted ideal RTN waveform using the Viterbi
algorithm.
























































Figure 5.13: Extracting characteristic (a) capture and (b) emission times by fitting to an
exponential PDF.
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A bistable trap is characterized by capture and emission time constants that vary with bias.
The characteristic capture time decreases as bias increases and more carriers are present
in the channel. This is explained by the fact that as the number of carriers in the channel
increases, the likelihood that a trap at the channel/oxide interface will become occupied by
one of these carriers grows. The characteristic emission time of the bistable traps, on the
other hand, increases as the number of carriers in the channel increases. This is indicative
of a Coulomb interaction between the trapped carrier and carriers in the channel, as the
presence of more carriers of the same polarity in the channel makes it more difficult for the
trapped charge to be released. Such an interpretation supports the hypothesis that mobility
degradation due to Coulomb scattering partially contributes to the overall RTN magnitude.
In fact, the work of Miki, et. al. [112] shows that a statistically larger overall ∆ID/ID is
observed in the case of bistable traps, as would be expected if mobility degradation is added
on top the the primary threshold voltage effect.
While bistable traps are generally more prevalent in the studied population, neutral
traps, such as the one shown in Fig. 5.15 are also present. Similarly to bistable traps,
these traps exhibit a characteristic capture time which decreases as the number of carriers
in the channel increases. However, the observed characteristic emission time is independent
of gate bias, which is consistent with a trap situated deeper inside the gate oxide, where
the Coulomb interaction between the trapped charge and carriers in the channel is limited.
5.4 Statistical Modeling of RTN
In order to accurately model the overall amplitude variations in ID due to RTN, a com-
prehensive statistical model that encompasses the combined effects of amplitude variations
and variations in the number of traps is needed. One approach is to separately model the
statistics of the number of traps, NT , and the statistics of single-trap amplitudes, ∆Vth, and
then combine the two to construct a compact model for the prediction of the overall varia-
tion in ID. This approach allows each of the two statistics to be observed independently as
a function of the device dimensions in an attempt to uncover the basic mechanisms behind
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Figure 5.14: Characteristic capture and emission times for a bistable trap observed in (a)
NMOS and (b) PMOS device; bistable traps are characterized by capture times, which
decrease as the number of carriers in the channel increases, and emission times which
increase as the number of carriers in the channel increases.






















Figure 5.15: A neutral trap observed in an NMOS device; neutral traps are more rare than
bistable traps in the studied population, and are characterized by capture times, which
decrease as the number of carriers in the channel increases, and emission times which are
independent of the number carriers in the channel.
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the scaling trends associated with RTN.
5.4.1 Statistics of Number of Traps, NT
The statistics of NT have widely been reported in the literature to follow a Poisson proba-
bility distribution [101, 105, 109, 117]. While generally no theoretical basis is given for this
interpretation, intuitively, a Poisson distribution is well-suited for the modeling of discrete
random events that occur within a fixed area with a given average rate and independently
of one another. As such, the Poisson distribution should lend itself well to the modeling of
the random occurrence of potential traps along the channel/oxide interface of FETs.
The probability density function (PDF) of the Poisson distribution expressed in the
context of predicting NT is given by




where λ represents the population mean of NT . λ is the only parameter describing the
Poisson distribution and is, therefore, the parameter of interest to be extracted from the
measured distributions of NT .
Fig. 5.16 shows a number of examples of measured PDFs for NT across the stud-
ied population along with the corresponding fits to Eq. 5.9. As expected, the Poisson
distribution gives an accurate representation of the statistics of NT .
Fig. 5.17 shows λ plotted across the measurement bias range for all measured device
types. When comparing NMOS to PMOS devices, in every instance, the PMOS devices
exhibit a higher average number of traps, which is consistent with the results reported
in [109]. Additionally, regular- (RVT) and high-Vth (HVT) devices exhibit approximately
the same number of traps, which is also consistent with [109].
What is more intriguing, however, is the scaling behavior of λ with device dimensions,
W and L. Based on data from both NMOS and PMOS measurements, it appears that λ is
largely independent of W , and is inversely proportional to L. This point is exemplified in
Fig. 5.18, where the average λ across bias is plotted agains the inverse of the effective gate
length, 1/(L−∆L).
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(a) RVT NMOS, W/L = 0.6/0.04 µm, λ = 0.49























(b) RVT PMOS, W/L = 0.6/0.04 µm, λ = 1.06






















(c) HVT NMOS, W/L = 0.6/0.04 µm, λ = 0.53
























(d) HVT PMOS, W/L = 0.6/0.04 µm, λ = 1.01
























(e) RVT NMOS, W/L = 0.2/0.08 µm, λ = 0.19























(f) RVT PMOS, W/L = 0.2/0.08 µm, λ = 0.40
Figure 5.16: Measured PDFs for NT and the corresponding Poisson fits for a number of
different device types and sizes at mid-bias, along with the extracted values of λ; in each
case the Poisson PDF (Eq.5.9) fits the measured data well.
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W/L = 0.2/0.04 µm
W/L = 0.2/0.08 µm
W/L = 0.2/0.11 µm
(a) RVT NMOS, min W































W/L = 0.2/0.04 µm
W/L = 0.2/0.08 µm
W/L = 0.2/0.11 µm
(b) RVT PMOS, min W































W/L = 0.2/0.04 µm
W/L = 0.4/0.04 µm
W/L = 0.6/0.04 µm
(c) RVT NMOS, min L































W/L = 0.2/0.04 µm
W/L = 0.4/0.04 µm
W/L = 0.6/0.04 µm
(d) RVT PMOS, min L































W/L = 0.2/0.04 µm
W/L = 0.4/0.04 µm
W/L = 0.6/0.04 µm
(e) HVT NMOS, min L































W/L = 0.2/0.04 µm
W/L = 0.4/0.04 µm
W/L = 0.6/0.04 µm
(f) HVT PMOS, min L
Figure 5.17: Extracted values of λ across bias for RVT minimum width devices, RVT
minimum length devices, and HVT minimum length devices; λ appears to be relatively
independent of bias and doping, and to scale inversely to L, but remain independent of W .
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Figure 5.18: A plot of the mean λ measured across bias vs. the inverse of the effective
channel length given by 1/(L−∆L).
Theoretical analysis [105] predicts that the average number of traps should be pro-
portional to the area under the gate, given by WL, rather than scale inversely with the
effective length. However, such analysis ignores the issue of observability, and in particular,
the fact that RTN is not observed in large-area devices due to reduced single-trap amplitude
and the tendency of multiple RTN signals to combine and form 1/f noise [97]. As a result,
while the actual number of traps present in a device can grow proportionally to the gate
area, it is still possible for the average number of observed RTN traps, λ, to scale inversely
with the effective channel length, as observed here.
5.4.2 Statistics of Single-Trap Amplitude Fluctuations, ∆Vth
Log-Normal vs. Exponential Distribution of ∆Vth
Accurately characterizing the statistical distribution of single-trap RTN amplitude fluctu-
ations is vital for constructing an accurate compact model for the prediction of overall
∆Vth fluctuations due to RTN. While results in the literature, both based on device sim-
ulation and experimental measurements, indicate that the distribution of single-trap ∆Vth
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is skewed and exhibits a fat tail, there is disagreement on which distribution captures the
statistical effects best. In particular, two distributions are considered: the exponential







where σe is a parameter, which represents the population mean, and the log-normal distri-
















with µ representing the mean of the distribution of ln(∆Vth).
While the exponential distribution is more commonly used for the modeling of the
statistics of single-trap RTN amplitude, the log-normal distribution yields a better fit to the
measured data in this work. Fig. 5.19 shows examples of representative single-trap ∆Vth
distributions for an NMOS and a PMOS device fit to both an exponential and a log-normal
distribution. Both distributions appear to offer acceptable fits to the measured data, but
in either case, the log-normal distribution is better at modeling the tails of the observed
statistical distribution. In particular, compared to the log-normal fit, the exponential fit
over-predicts both the low end and the high end of the measured distribution.
The choice of the log-normal distribution as discussed above is largely made on
empirical grounds. Fig. 5.19 demonstrates that the log-normal distribution simply fits the
data better then the exponential distribution. However, Sonoda, et. al. [117] also offer some
theoretical basis as to why the log-normal distribution might be an appropriate choice. The
argument is that as a result of the random distribution of dopant atoms in the channel,
traps with different positions along the channel have a different impact on the overall Vth
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Figure 5.19: Representative measured ∆Vth distributions for a W/L = 0.4 µm/0.04 µm
NMOS and PMOS device fitted using (a) an exponential PDF and (b) a log-normal PDF
(dashed lines represent ideal fits); in either case, a log-normal PDF more accurately models
the tails of the measured distribution.
of the device, based on the difference in the underlying local dopant profile. In particular,





where q is an elementary charge, C ′ox is the gate oxide per unit area, and WeffLeff is the
effective area under the gate. However, once RDF effects are included in the derivation,
an additional term accounting for the effect of uneven Vth distribution across the channel








where n is the sub-threshold factor, k is the Boltzman constant, T is the absolute temper-
ature, and Vth,j is the threshold voltage in the vicinity of the oxide trap. If it is assumed
that Vth,j is normally distributed, then ∆Vth is expected to have a log-normal distribution
by definition, since according to Eq. 5.14, ln (∆Vth) ∝ Vth,j . For more details on the deriva-
tion above, as well as numerical simulation results demonstrating its validity, the reader is
referred to [117].
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E[∆Vth] Across Bias, Geometry, and Device Type
In order to gain some understanding of the statistical behavior of ∆Vth due to individual
traps, it is instructive to consider how the expected value of ∆Vth, given by
E[∆Vth] = Vth0e
σ2/2. (5.15)
behaves across bias, geometry, and device type. Fig. 5.20 shows the measured results.
E[∆Vth] is essentially constant across bias, which shows that modeling RTN as a
∆Vth effect is well-justified. Even if there is still some uncertainty as to whether this is
the best representation from a theoretical standpoint, from a purely practical standpoint,
the low bias sensitivity makes the resulting model significantly less complex. Similar in-
sensitivity of E[∆Vth] to bias conditions has also been reported in [103]. PMOS devices
exhibit higher single-trap amplitudes as compared to NMOS devices, which is also reported
in [105].
In terms of area dependance, E[∆Vth] is inversely related to both W and L, as Eq.
5.14 suggests. However, the inverse relationship is not purely linear. Such an observation
is also made in [92], where E[∆Vth] is said to be proportional to W
−1L−0.5. The stronger
dependance on W is due to the so-called ”percolation effect”, which states that the increased
field along the STI edge of the device causes charge carrier concentration to be higher along
the length of the device. As W is decreased, a larger portion of the overall ID is contributed
by current flowing close to the STI edge of the device. As a result, a larger effective
∆Vth variation can be expected on average due to the comparatively larger contribution of
traps along the percolation paths. The current-crowding effects giving rise to greater ∆Vth
fluctuations due to traps close to the gate edges along the length of the device are also
discussed in [105].
Fig. 5.21 shows that a proportionality of E[∆Vth] to W
−1L−0.5 reasonably fits the
measured data for both NMOS and PMOS devices. The only exception is devices with
L = 0.11 µm, which seem to reverse the trend. However, a very small average number of
traps is observed in these devices, as discussed in Section 5.4.1, and it is possible that the
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W/L = 0.2/0.04 µm
W/L = 0.2/0.08 µm
W/L = 0.2/0.11 µm
(a) RVT NMOS, min W






















W/L = 0.2/0.04 µm
W/L = 0.2/0.08 µm
W/L = 0.2/0.11 µm
(b) RVT PMOS, min W






















W/L = 0.2/0.04 µm
W/L = 0.4/0.04 µm
W/L = 0.6/0.04 µm
(c) RVT NMOS, min L






















W/L = 0.2/0.04 µm
W/L = 0.4/0.04 µm
W/L = 0.6/0.04 µm
(d) RVT PMOS, min L






















W/L = 0.2/0.04 µm
W/L = 0.4/0.04 µm
W/L = 0.6/0.04 µm
(e) HVT NMOS, min L






















W/L = 0.2/0.04 µm
W/L = 0.4/0.04 µm
W/L = 0.6/0.04 µm
(f) HVT PMOS, min L
Figure 5.20: Extracted values of E[∆Vth] across bias for RVT minimum width devices,
RVT minimum length devices, and HVT minimum length devices; E[∆Vth] appears to be
relatively independent of bias and doping, and to scale inversely with both W and L, with
a stronger coupling to W then to L.
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Figure 5.21: A plot of the mean E[∆Vth] measured across bias vs. W
−1(L−∆L)−0.5; dashed
lines indicate trend lines; faded data points correspond to devices with L = 0.11 µm, which
do not follow the observed trend, possibly due to an insufficient number of samples.
statistics of single-trap amplitudes are inaccurate simply because of the smaller available
sample set.
5.4.3 Complex CDF Model for Overall RTN Fluctuations
The final step of constructing a statistical model for overall ∆Vth fluctuations (referred to,
from this point on, as ∆V ∗th to distinguish them from single-trap ∆Vth fluctuations) is to
combine the statistics of number of traps, NT , with the statistics of single-trap amplitudes,
∆Vth, into one comprehensive statistical model. Assuming that the effects of individual
traps are additive, i.e. individual trapping and de-trapping events are independent of one
another and act in superposition, then the PDF for n observed traps can be derived using
the successive convolution of n single-trap distributions [105]. Using the log-normal PDF
to model the statistics of single-trap amplitude (Eq. 5.11), we can express the PDF of a
system of n traps as
fl,n(∆Vth;Vth0, σl, n) =
∫ ∞
−∞
fl,n(∆Vth − u;Vth0, σl, n− 1)fl(u;Vth0, σl) du. (5.16)
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The relative contribution of an RTN system with n observed traps to the overall distribution
of ∆V ∗th can be derived from the Poisson distribution of NT given by Eq. 5.9 as




Finally, the two statistics can be combined by multiplying each an coefficient by the cor-
responding fl,n(∆Vth;Vth0, σl, n); a delta function, δ0(x), is used to represent the distribu-
tion of devices with no traps. The products are summed up as n goes to infinity to give
fc(∆V
∗












th;Vth0, σl, i). (5.18)




th;Vth0, σl, λ) =
∫ ∆V ∗th
0
fc(x;Vth0, σl, λ) dx. (5.19)
Fig. 5.22 shows example CDFs derived using parameter values extracted from the measured
distributions of NT and ∆Vth, as described in Section 5.4.1 and Section 5.4.2, respectively.
In order to underscore the importance of using a log-normal distribution to model ∆Vth (Eq.
5.11), in contrast to an exponential one (Eq. 5.10), as proposed in [105], both treatments are
considered. The modeled CDFs are compared to the actual measured ∆V ∗th distributions.
R2 values are calculated in order to help evaluate the goodness of the fit, where R2 is the
coefficient of determination; the closer the value of R2 is to 1, the better the fit.
In all cases, when a log-normal PDF is used to model the single-trap ∆Vth (solid black
lines in Fig. 5.22), the fits are excellent, with a mean R2 value of 0.97 across all samples. On
the other hand, using an exponential PDF for ∆Vth (dashed red lines in Fig. 5.22) results
in much poorer fits to the measured data, with a mean R2 of 0.73 across all samples. This
comparison once again demonstrates that the statistics of single-trap amplitude are better
modeled by a log-normal distribution, and that the exponential distribution, otherwise
popular in the literature, does an inferior job at modeling measured data, especially when
considering the tails of the distribution.
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(a) RVT NMOS, W/L = 0.4 µm/0.04 µm








































(b) RVT PMOS, W/L = 0.4 µm/0.04 µm









































(c) HVT NMOS, W/L = 0.4 µm/0.04 µm










































(d) HVT PMOS, W/L = 0.4 µm/0.04 µm








































(e) RVT NMOS, W/L = 0.2 µm/0.08 µm











































(f) RVT PMOS, W/L = 0.2 µm/0.08 µm
Figure 5.22: Representative fits of measured overall ∆V ∗th to Eq. 5.19 across device type and
geometry using a log-normal single-trap amplitude PDF (solid black line) and an exponential
single-trap amplitude PDF (dashed red line); R2 values quoted for both cases above the
individual graphs show that using a log-normal PDF yields a considerably better fit to the
measured data.
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W/L = 0.2/0.04 µm
W/L = 0.2/0.08 µm
W/L = 0.2/0.11 µm
(a) RVT NMOS, min W


































W/L = 0.2/0.04 µm
W/L = 0.2/0.08 µm
W/L = 0.2/0.11 µm
(b) RVT PMOS, min W


































W/L = 0.2/0.04 µm
W/L = 0.4/0.04 µm
W/L = 0.6/0.04 µm
(c) RVT NMOS, min L


































W/L = 0.2/0.04 µm
W/L = 0.4/0.04 µm
W/L = 0.6/0.04 µm
(d) RVT PMOS, min L


































W/L = 0.2/0.04 µm
W/L = 0.4/0.04 µm
W/L = 0.6/0.04 µm
(e) HVT NMOS, min L


































W/L = 0.2/0.04 µm
W/L = 0.4/0.04 µm
W/L = 0.6/0.04 µm
(f) HVT PMOS, min L
Figure 5.23: 95-percentile measurements (squares) and predictions (solid lines) for the over-
all ∆Vth across device type, bias, and geometry; excellent agreement between measurement
and prediction even in the tail of the distribution is demonstrated.
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The fact that the measured CDFs of ∆V ∗th fit well the estimated CDFs calculated
based on extracted parameters for NT and ∆Vth is a solid proof that the overall statistical
model developed in this work gives an accurate representation of the statistical behavior
of RTN and can be used to predict the total impact of RTN with high confidence even
at the tails of the distribution. In order to further underscore this point, Fig. 5.23 shows
a comparison between measured and predicted ∆V ∗th across the entire sample set at the
95-percentile level. In all cases, the agreement between prediction and measurement is
excellent.













































Figure 5.24: 95-percentile measurements (unfilled markers) and predictions (filled markers)
for the overall ∆V ∗th from NMOS and PMOS devices; excellent agreement between measure-
ment and prediction even in the tail of the distribution is demonstrated and a scaling trend
inversely proportional to W (L−∆L)1.5 is observed.
A scaling trend of the 95-percentile of ∆V ∗th proportional to W
−1(L − ∆L)−1.5 is
observed in Fig. 5.24. This can be traced to the scaling of the number of traps, NT , with
(L − ∆L)−1, as shown in Fig. 5.18, and the scaling of ∆Vth with W−1(L − ∆L)−0.5, as
shown in Fig. 5.21. The fact that the tail of the overall ∆V ∗th scales with W
−1(L−∆L)−1.5
indicates that the comparative impact of RTN on Vth is expected to worsen with device
scaling in relation to the effect of random dopant fluctuations (RDF), where the tails of the
120
distribution scale with W−0.5(L−∆L)−0.5 [39], as discussed in Chapter 4.
Comparing the overall RTN magnitude in NMOS and PMOS devices, PMOS devices
tend to exhibit considerably higher RTN, which can be traced to both a higher number of
observed traps and a larger single-trap ∆Vth. This result is interesting, since in terms of the
RDF effects on Vth, PMOS devices generally exhibit less variation than NMOS devices [57].
Therefore, it would be expected that as the device dimensions scale with new technology
nodes and the comparative effect of RTN grows, PMOS devices would be affected more
dramatically than NMOS devices.
5.5 Conclusion
The on-chip variability characterization system of Chapter 3 is successfully used for direct
time-domain measurements of random telegraph noise is small-area devices. A procedure
for the automated extraction of RTN parameters from large volumes of measured data is
developed and verified. The statistics of number of traps, NT , and single-trap amplitudes,
∆Vth, are studied across device polarity, bias, and gate area. A Poisson distribution is
used to model NT and a log-normal distribution is used to model ∆Vth. The scaling of
the two sets of statistics across gate dimensions is discussed; the expected value of NT is
shown to scale with (L − ∆L)−1, whereas the expected value of ∆Vth is shown to scale
with W−1(L − ∆L)−0.5. The statistics of the two RTN parameters are combined in a
compact RTN probabilistic model representing the statistics of the overall Vth fluctuations
due to RTN. This model is demonstrated to give accurate predictions of the tails of the
measured RTN distributions at the 95-percentile level, which scale with W−1(L−∆L)−1.5.
A comparison between NMOS and PMOS devices shows that PMOS devices exhibit both
a higher average number of traps and a larger average single-trap ∆Vth amplitude, leading




The design of an on-chip system for transistor variability characterization implemented
in a 45-nm low-power bulk CMOS process has been presented. Complete on-chip system
integration has been achieved, including both capacitance-voltage (C-V) and current-voltage
(I-V) characterization capability for devices with circuit-representative geometries. The
functionality of the system has been demonstrated through a detailed study of random and
systematic quasi-static device variability using a novel combined C-V/I-V characterization
methodology. Additionally, the effects of random telegraph noise (RTN) have been studied
through direct measurement of time-domain current waveforms using the on-chip system.
A compact statistical model for predicting the overall impact of RTN on the performance
of small-area devices has been developed and verified.
6.1 Summary of contributions
This thesis contains the following original contributions:
• The first fully-integrated on-chip combined C-V/I-V characterization system is pre-
sented; the system functionality is validated in the study of quasi-static device vari-
ability and statistics of random telegraph noise.
• A leakage- and parasitics-insensitive charge-based capacitance measurement (CBCM)
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technique capable of C-V characterization of circuit-representative 45-nm CMOS de-
vices with atto-Farad resolution is developed, implemented, and validated.
• The variation in the gate-to-channel capacitance of circuit-representative devices in
a 45-nm process across gate dimensions is reported for the first time; the variation
at this scale is shown to be dominated by line-edge-roughness (LER) rather than
variations in the gate oxide; LER statistical parameters are extracted from C-V data
for the first time.
• Correlation between information gathered based on C-V and I-V measurements on the
same set of devices is used to identify a systematic gradient in the effective channel
length (Leff ) across the reticle; such analysis is uniquely enabled by the presented
combined C-V/I-V characterization methodology.
• A fully automated methodology for the extraction of number of traps and individual
trap amplitudes from time-domain RTN measurements using an enhanced time-lag-
plot (TLP) is presented and verified; statistics of both parameters are modeled across
device polarity and geometry.
• A compact model for the statistical prediction of overall RTN amplitude is shown to
yield more accurate predictions if a log-normal rather than exponential distribution
is used for modeling the distribution of single-trap amplitudes.
Several peer-reviewed publications have resulted from the original contributions contained
in this work. These include:
• S. Realov, W. McLaughlin, and K. L. Shepard, “On-chip transistor characterization
arrays with digital interfaces for variability characterization,” Proceedings of the 2009
IEEE International Symposium on Quality Electronic Design (ISQED), September
2009, pp. 167-171.
• S. Realov and K. L. Shepard, “Random telegraph noise in 45-nm CMOS: Analysis
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using an on-chip test and measurement system,” Proceedings of the 2010 IEEE Inter-
national Electron Devices Meeting (IEDM), December 2010, pp. 28.2.1-28.2.4.
• S. Realov and K. L. Shepard, “On-chip combined C-V/I-V transistor characterization
system in 45-nm CMOS,” Proceedings of the IEEE 2011 Symposium on VLSI Circuits
(VLSIC), June 2011, pp. 218-219.
6.2 Future Work
The basic approach to modeling variability in the quasi-static electrical device characteris-
tics presented in Chapter 4 can be extended to cover a complete industry-standard BSIM
device model. I-V device characterization can be extended beyond the linear region of oper-
ation to cover variability in all regions of operation. The C-V characterization methodology
can be extended to decouple the gate capacitance into its individual components, which
can then be characterized across device bias. Additionally, the system can be used to char-
acterize variability in the back-end-of-line (BEOL) electrical performance, including device
contact resistance and capacitive coupling of metal interconnect, for a truly comprehensive
study of the impact of variability on circuit performance. Ring-oscillator structures can be
used to verify the relationship between variation observed in the electrical parameters of
individual devices and variation in the performance of circuits implemented in the charac-
terized technology; integration on the same chip would ensure tight coupling between the
two characterization structures.
In the context of RTN characterization, the system can be used to develop a stress-
based characterization approach and compare the results to those using the direct mea-
surement approach. This stress-based approach can be used to examine the effects of
bias-temperature-instability (BTI) and the relationship of BTI to RTN. These results can
also be coupled with results from ring-oscillator test structures where effects of device stress
are measured as variations in the oscillation frequency.
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